Number | Date | Country | Kind |
---|---|---|---|
11-231528 | Aug 1999 | JP |
Number | Name | Date | Kind |
---|---|---|---|
4785408 | Britton et al. | Nov 1988 | A |
5452449 | Baldwin et al. | Sep 1995 | A |
5958019 | Hagersten et al. | Sep 1999 | A |
6029188 | Uyama | Feb 2000 | A |
6237045 | Enomoto | May 2001 | B1 |
6292188 | Carlson et al. | Sep 2001 | B1 |
6560606 | Young | May 2003 | B1 |
Number | Date | Country |
---|---|---|
0 817 030 | Jan 1998 | EP |
05282160 | Oct 1993 | JP |
09159470 | Jun 1997 | JP |
09185540 | Jul 1997 | JP |
10-3392 | Jan 1998 | JP |
11-15680 | Jan 1999 | JP |
Entry |
---|
Hu et al, Optimal Bipartite Multi-processor Implementation of Recurrent DSP Algorithm with Fixed Communication Delay, Nov. 1998, IEEE, vol. 2, pp. 1230-1234.* |
U.S. patent application Ser. No. 09/328,339, Sasaki, filed Jun. 9, 1999. |
U.S. patent application Ser. No. 09/605,68, Sasaki, filed Jun. 27, 2000. |
U.S. patent application Ser. No. 09/490,442, Sasaki, filed Jan. 24, 2000. |
U.S. patent application Ser. No. 09/650,688, Sasaki, filed Jun. 27, 2000. |