Claims
- 1. A field programmable gate array comprising:a plurality of configurable logic blocks, including a first configurable logic block (CLB) having an N-bit output and a second configurable logic block (CLB) having an N-bit input; a plurality of interconnects; a plurality of interconnect switches capable of coupling ones of said plurality of interconnects to each other and to inputs and outputs of said plurality of configurable logic blocks; and an interconnect switch controller comprising a memory capable of storing first and second switch configurations and capable of controlling said plurality of interconnect switches, wherein said interconnect switch controller in said first switch configuration causes a first group of interconnects coupled to said N-bit output of said first CLB to be coupled to a second group of interconnects coupled to said N-bit input of said second CLB according to a first connection mapping and wherein said interconnect switch controller in said second switch configuration causes said first group of interconnects to be coupled to said second group of interconnects according to a second connection mapping.
- 2. The field programmable gate array as set forth in claim 1 wherein said memory comprises a static read only memory.
- 3. The field programmable gate array as set forth in claim 1 wherein said first connection mapping causes said N-bit output of said first CLB having a first endian format to be coupled to said N-bit input of said second CLB in said first endian format and wherein said second connection mapping causes said N-bit output of said first CLB having said first endian format to be coupled to said N-bit input of said second CLB in a second endian format.
- 4. The field programmable gate array as set forth in claim 1 wherein said first connection mapping causes a least significant bit of said N-bit output of said first CLB to be coupled to a least significant bit of said N-bit input of said second CLB and causes the remaining N−1 bits of said N-bit output in an increasing order of significance to be coupled to the remaining N−1 bits of said N-bit input in an increasing order of significance.
- 5. The field programmable gate array as set forth in claim 4 wherein said second connection mapping causes a least significant bit of said N-bit output of said first CLB to be coupled to a most significant bit of said N-bit input of said second CLB and causes the remaining N−1 bits of said N-bit output in an increasing order of significance to be coupled to the remaining N−1 bits of said N-bit input in a decreasing order of significance.
- 6. The field programmable gate array as set forth in claim 1 wherein said first connection mapping causes the bits in a least significant byte of said N-bit output of said first CLB to be coupled to corresponding ones of the bits in a least significant byte of said N-bit input of said second CLB and causes the bits in a most significant byte of said N-bit output of said first CLB to be coupled to corresponding ones of the bits in a most significant byte of said N-bit input of said second CLB.
- 7. The field programmable gate array as set forth in claim 6 wherein said second connection mapping causes the bits in said least significant byte of said N-bit output of said first CLB to be coupled to corresponding ones of the bits in said most significant byte of said N-bit input of said second CLB and causes the bits in said most significant byte of said N-bit output of said first CLB to be coupled to corresponding ones of the bits in said least significant byte of said N-bit input of said second CLB.
- 8. A system-on-a-chip integrated circuit comprising:a main memory for storing main program instructions; a processing circuit capable of executing said main program instructions; a plurality of embedded circuit components; and a field programmable gate array comprising: a plurality of configurable logic blocks, including a first configurable logic block (CLB) having an N-bit output and a second configurable logic block (CLB) having an N-bit input; a plurality of interconnects; a plurality of interconnect switches capable of coupling ones of said plurality of interconnects to each other and to inputs and outputs of said plurality of configurable logic blocks; and an interconnect switch controller comprising a memory capable of storing first and second switch configurations and capable of controlling said plurality of interconnect switches, wherein said interconnect switch controller in said first switch configuration causes a first group of interconnects coupled to said N-bit output of said first CLB to be coupled to a second group of interconnects coupled to said N-bit input of said second CLB according to a first connection mapping and wherein said interconnect switch controller in said second switch configuration causes said first group of interconnects to be coupled to said second group of interconnects according to a second connection mapping.
- 9. The system-on-a-chip integrated circuit as set forth in claim 8 wherein said memory comprises a static read only memory.
- 10. The system-on-a-chip integrated circuit as set forth in claim 8 wherein said first connection mapping causes said N-bit output of said first CLB having a first endian format to be coupled to said N-bit input of said second CLB in said first endian format and wherein said second connection mapping causes said N-bit output of said first CLB having said first endian format to be coupled to said N-bit input of said second CLB in a second endian format.
- 11. The system-on-a-chip integrated circuit as set forth in claim 8 wherein said first connection mapping causes a least significant bit of said N-bit output of said first CLB to be coupled to a least significant bit of said N-bit input of said second CLB and causes the remaining N−1 bits of said N-bit output in an increasing order of significance to be coupled to the remaining N−1 bits of said N-bit input in an increasing order of significance.
- 12. The system-on-a-chip integrated circuit as set forth in claim 11 wherein said second connection mapping causes a least significant bit of said N-bit output of said first CLB to be coupled to a most significant bit of said N-bit input of said second CLB and causes the remaining N−1 bits of said N-bit output in an increasing order of significance to be coupled to the remaining N−1 bits of said N-bit input in a decreasing order of significance.
- 13. The system-on-a-chip integrated circuit as set forth in claim 8 wherein said first connection mapping causes the bits in a least significant byte of said N-bit output of said first CLB to be coupled to corresponding ones of the bits in a least significant byte of said N-bit input of said second CLB and causes the bits in a most significant byte of said N-bit output of said first CLB to be coupled to corresponding ones of the bits in a most significant byte of said N-bit input of said second CLB.
- 14. The system-on-a-chip integrated circuit as set forth in claim 13 wherein said second connection mapping causes the bits in said least significant byte of said N-bit output of said first CLB to be coupled to corresponding ones of the bits in said most significant byte of said N-bit input of said second CLB and causes the bits in said most significant byte of said N-bit output of said first CLB to be coupled to corresponding ones of the bits in said least significant byte of said N-bit input of said second CLB.
- 15. A field programmable gate array comprising:a plurality of configurable logic blocks, including a first configurable logic block (CLB) having an N-bit output and a second configurable logic block (CLB) having an N-bit input; a plurality of interconnects; a plurality of interconnect switches capable of coupling ones of said plurality of interconnects to each other and to inputs and outputs of said plurality of configurable logic blocks; and an interconnect switch controller comprising at least one configurable logic block in said field programmable gate array capable of controlling said plurality of interconnect switches, wherein said interconnect switch controller in a first switch configuration causes a first group of interconnects coupled to said N-bit output of said first CLB to be coupled to a second group of interconnects coupled to said N-bit input of said second CLB according to a first connection mapping and wherein said interconnect switch controller in a second switch configuration causes said first group of interconnects to be coupled to said second group of interconnects according to a second connection mapping.
- 16. The field programmable gate array as set forth in claim 15 wherein said first connection mapping causes said N-bit output of said first CLB having a first endian format to be coupled to said N-bit input of said second CLB in said first endian format and wherein said second connection mapping causes said N-bit output of said first CLB having said first endian format to be coupled to said N-bit input of said second CLB in a second endian format.
- 17. The field programmable gate array as set forth in claim 15 wherein said first connection mapping causes a least significant bit of said N-bit output of said first CLB to be coupled to a least significant bit of said N-bit input of said second CLB and causes the remaining N−1 bits of said N-bit output in an increasing order of significance to be coupled to the remaining N−1 bits of said N-bit input in an increasing order of significance.
- 18. The field programmable gate array as set forth in claim 17 wherein said second connection mapping causes a least significant bit of said N-bit output of said first CLB to be coupled to a most significant bit of said N-bit input of said second CLB and causes the remaining N−1 bits of said N-bit output in an increasing order of significance to be coupled to the remaining N−1 bits of said N-bit input in a decreasing order of significance.
- 19. The field programmable gate array as set forth in claim 15 wherein said first connection mapping causes the bits in a least significant byte of said N-bit output of said first CLB to be coupled to corresponding ones of the bits in a least significant byte of said N-bit input of said second CLB and causes the bits in a most significant byte of said N-bit output of said first CLB to be coupled to corresponding ones of the bits in a most significant byte of said N-bit input of said second CLB.
- 20. The field programmable gate array as set forth in claim 19 wherein said second connection mapping causes the bits in said least significant byte of said N-bit output of said first CLB to be coupled to corresponding ones of the bits in said most significant byte of said N-bit input of said second CLB and causes the bits in said most significant byte of said N-bit output of said first CLB to be coupled to corresponding ones of the bits in said least significant byte of said N-bit input of said second CLB.
- 21. A system-on-a-chip integrated circuit comprising:a main memory for storing main program instructions; a processing circuit capable of executing said main program instructions; a plurality of embedded circuit components; and a field programmable gate array comprising: a plurality of configurable logic blocks, including a first configurable logic block (CLB) having an N-bit output and a second configurable logic block (CLB) having an N-bit input; a plurality of interconnects; a plurality of interconnect switches capable of coupling ones of said plurality of interconnects to each other and to inputs and outputs of said plurality of configurable logic blocks; and an interconnect switch controller comprising at least one configurable logic block in said field programmable gate array capable of controlling said plurality of interconnect switches, wherein said interconnect switch controller in a first switch configuration causes a first group of interconnects coupled to said N-bit output of said first CLB to be coupled to a second group of interconnects coupled to said N-bit input of said second CLB according to a first connection mapping and wherein said interconnect switch controller in a second switch configuration causes said first group of interconnects to be coupled to said second group of interconnects according to a second connection mapping.
- 22. The system-on-a-chip integrated circuit as set forth in claim 21 wherein said first connection mapping causes said N-bit output of said first CLB having a first endian format to be coupled to said N-bit input of said second CLB in said first endian format and wherein said second connection mapping causes said N-bit output of said first CLB having said first endian format to be coupled to said N-bit input of said second CLB in a second endian format.
- 23. The system-on-a-chip integrated circuit as set forth in claim 21 wherein said first connection mapping causes a least significant bit of said N-bit output of said first CLB to be coupled to a least significan bit of said N-bit input of said second CLB and causes the remaining N−1 bits of said N-bit output in an increasing order of significance to be coupled to the remaining N−1 bits of said N-bit input in an increasing order of significance.
- 24. The system-on-a-chip integrated circuit as set forth in claim 23 wherein said second connection mapping causes a least significant bit of said N-bit output of said first CLB to be coupled to a most significant bit of said N-bit input of said second CLB and causes the remaining N−1 bits of said N-bit output in an increasing order of significance to be coupled to the remaining N−1 bits of said N-bit input in a decreasing order of significance.
- 25. The system-on-a-chip integrated circuit as set forth in claim 21 wherein said first connection mapping causes the bits in a least significant byte of said N-bit output of said first CLB to be coupled to corresponding ones of the bits in a least significant byte of said N-bit input of said second CLB and causes the bits in a most significant byte of said N-bit output of said first CLB to be coupled to corresponding ones of the bits in a most significant byte of said N-bit input of said second CLB.
- 26. The system-on-a-chip integrated circuit as set forth in claim 25 wherein said second connection mapping causes the bits in said least significant byte of said N-bit output of said first CLB to be coupled to corresponding ones of the bits in said most significant byte of said N-bit input of said second CLB and causes the bits in said most significant byte of said N-bit output of said first CLB to be coupled to corresponding ones of the bits in said least significant byte of said N-bit input of said second CLB.
CROSS-REFERENCE TO RELATED APPLICATION
The present invention is related to that disclosed in U.S. patent application Ser. No. 09/773,320, filed concurrently herewith, entitled “INTERCONNECT CIRCUITRY FOR IMPLEMENTING LOGIC FUNCTIONS IN A FIELD PROGRAMMABLE GATE ARRAY AND METHOD OF OPERATION”. U.S patent application Ser. No. 09/773,320 is commonly assigned to the assignee of the present invention. The disclosure of this related patent application is hereby incorporated by reference for all purposes as if fully set forth herein.
US Referenced Citations (3)
Number |
Name |
Date |
Kind |
6191611 |
Altaf |
Feb 2001 |
B1 |
6191614 |
Schultz et al. |
Feb 2001 |
B1 |
6260087 |
Chang |
Jul 2001 |
B1 |