Claims
- 1. A multi-streaming processor, comprising:a plurality of streams for streaming one or more instruction threads; a set of functional resources for processing instructions from streams; and interstream control mechanisms including a master mode wherein more than one stream is accorded Master status, and the streams accorded Master status may each run a Master thread exercising Master control over specific other streams not under control of another Master stream.
- 2. A multi-streaming processor, comprising:a plurality of streams for streaming one or more instruction threads; a set of functional resources for processing instructions from streams; and interstream control mechanisms including supervisory modes, wherein control may be granted from minimal to full control, with compliance of controlled streams, which may alter or withdraw control privileges.
- 3. A multi-streaming processor, comprising:a plurality of streams for streaming one or more instruction threads; a set of functional resources for processing instructions from streams; and interstream control mechanisms including a master mode conferring Master status, wherein master status and interstream control hierarchy is recorded and amended by at least one on-chip bit map.
- 4. The processor of claim 3 wherein each stream maintains and edits a bitmap granting or withdrawing control privileges for each other stream, the settings valid for any stream but a Master stream, which will ignore the settings.
- 5. A method for providing cooperation among software threads running concurrently in separate streams of a multi-streaming processor, comprising steps of:(a) implementing interstream control mechanisms in the processor, wherein any stream may exert control functions on any other stream; (b) establishing control access privileges associated with each stream wherein scope of control for every other stream is recorded; (c) exercising interstream control between operating streams using the control mechanisms within the scope recorded for each stream; and (d) setting a master mode, wherein more than one stream is granted Master status, and thereby may exert any and all available control mechanisms relative to other streams without interference by any stream not under control of another Master stream.
- 6. A method for providing cooperation among software threads running concurrently in separate streams of a multi-streaming processor, comprising steps of:(a) implementing interstream control mechanisms in the processor, wherein any stream may exert control functions on any other stream; (b) establishing control access privileges associated with each stream wherein scope of control for every other stream is recorded; and (c) exercising interstream control between operating streams using the control mechanisms within the scope recorded for each stream, the interstream control including supervisory modes, wherein control may be granted from minimal to full control, with compliance of controlled streams, which may alter or withdraw control privileges.
- 7. A method for providing cooperation among software threads running concurrently in separate streams of a multi-streaming processor, comprising steps of:(a) implementing interstream control mechanisms in the processor, wherein any stream may exert control functions on any other stream; (b) establishing control access privileges associated with each stream wherein scope of control for every other stream is recorded; and (c) exercising interstream control between operating streams using the control mechanisms within the scope recorded for each stream, wherein a master status and interstream control hierarchy is recorded and amended by at least one on-chip bit map.
- 8. The method of claim 7 wherein each stream maintains and edits a bitmap granting or withdrawing control privileges for each other stream, the settings valid for any stream but a Master stream, which will ignore the settings.
- 9. A computing system comprising:input apparatus for acquiring data to be processed; memory elements for storing data and executable code for controlled use; and a multi-streaming processor; characterized in that the multi-streaming processor has a plurality of streams for streaming one or more instruction threads, a set of functional resources for processing instructions from streams, and interstream control mechanisms including a Master mode whereby more than one stream may be accorded Master status, and thereby may exert any and all available control mechanisms relative to other streams without interference by any stream not under control of another Master stream.
- 10. A computing system comprising:input apparatus for acquiring data to be processed; memory elements for storing data and executable code for controlled use; and a multi-streaming processor; characterized in that the multi-streaming processor has a plurality of streams for streaming one or more instruction threads, a set of functional resources for processing instructions from streams, and interstream control mechanisms including supervisory modes, wherein control may be granted from minimal to full control, with compliance of controlled streams, which may alter or withdraw control privileges.
- 11. A computing system comprising:input apparatus for acquiring data to be processed; memory elements for storing data and executable code for controlled use; and a multi-streaming processor; characterized in that the multi-streaming processor has a plurality of streams for streaming one or more instruction threads, a set of functional resources for processing instructions from streams, and interstream control mechanisms including a master status and wherein interstream control hierarchy is recorded and amended by at least one on-chip bit map.
- 12. The system of claim 11 wherein each stream maintains and edits a bitmap granting or withdrawing control privileges for each other stream, the settings valid for any stream but a Master stream, which will ignore the settings.
CROSS-REFERENCE TO RELATED DOCUMENTS
The present application is a continuation-in-part (CIP) of prior application Ser. No. 09/216,017, filed Dec. 16, 1998, and a CIP of prior application Ser. No. 09/240,012, filed Jan. 29, 1999, both of which are incorporated herein in their entirety by reference.
US Referenced Citations (4)
Number |
Name |
Date |
Kind |
5546593 |
Kimura et al. |
Aug 1996 |
A |
5812811 |
Dubey et al. |
Sep 1998 |
A |
5860017 |
Sharangpani et al. |
Jan 1999 |
A |
5913049 |
Shiell et al. |
Jun 1999 |
A |
Non-Patent Literature Citations (4)
Entry |
Yamamoto et al. Increasing Superscalar Performance Through Multistreaming, pp. 49-59; 1995.* |
Tullsen Simulttaneous Multithreading: Maximizing On-Chip Parallelism pp. 1-12; 1995.* |
Yamamoto An analysis of Multistreamed, Superscalar Processor Architecture Dec. 1995.* |
Nemirosky DISC, a Dynamic Instruction Stream Computer Sep. 1990. |
Continuation in Parts (2)
|
Number |
Date |
Country |
Parent |
09/216017 |
Dec 1998 |
US |
Child |
09/273810 |
|
US |
Parent |
09/240012 |
Jan 1999 |
US |
Child |
09/216017 |
|
US |