Subject matter herein relates to formation of germanium devices on silicon on insulator structures.
There has been considerable effort to integrate germanium (Ge) with silicon (Si). Ge has a smaller bandgap and with tensile-strained heteroepitaxial growth, with an optical absorption band edge up to 1600 nm wavelength. With strain up to 1.7%, Ge may also provide a direct bandgap material, suitable for light emission. Heteroepitaxial growth techniques including, but not limited to, chemical vapor deposition (CVD), have been developed to grow high-quality crystalline germanium and to reduce a number of crystal defects introduced by a lattice constant mismatch between silicon and germanium. It has further been shown that germanium can be selectively grown on silicon using a silicon dioxide mask, reducing the number of defects to a greater extent.
Optical data communications networks integrated in silicon based processor chips may provide significant benefits in increasing processing speed, efficiently implementing software, and reducing power consumption to enable large, multi-core processor networks to be implemented. Applications of these processor chips include high performance computing and large data centers. Also, optical networks can provide significant reduction in power requirements for networking in advanced processor chips, with the power savings advantage increasing with data rate and communication link distance.
In one aspect of an implementation, a device may comprise a first semiconductor layer; and a second semiconductor layer comprising germanium formed over the first semiconductor layer at an elevated temperature. In one aspect, a difference between a heat expansion coefficient of the first layer and a heat expansion of the second layer imparts a tensile strain on the second semiconductor layer as the first and second semiconductor layers cool to an ambient operational temperature. It should be understood, however, that this is merely an example implementation and claimed subject matter is not limited in this respect.
Non-limiting and non-exhaustive features will be described with reference to the following figures, wherein like reference numerals refer to like parts throughout the various figures:
Reference throughout this specification to “one example”, “one feature”, “an example” or “one feature” means that a particular feature, structure, or characteristic described in connection with the feature and/or example is included in at least one feature and/or example of claimed subject matter. Thus, the appearances of the phrase “in one example”, “an example”, “in one feature” or “a feature” in various places throughout this specification are not necessarily all referring to the same feature and/or example. Furthermore, the particular features, structures, or characteristics may be combined in one or more examples and/or features.
Optical devices for use in processors or communication networks may incorporate germanium in the formation of silicon-compatible photo detectors or lasers fabricated in a complementary metal oxide semiconductor (CMOS) process flow. With an electrically pumped germanium laser, an optical source may be integrated in a chip instead of having to be coupled from the outside using fiber or hybrid chip to chip bonding incurring inherent losses. In addition, III-V material-based lasers have significant performance degradation at temperature environments encountered in the processing chip die, compared with germanium which can operate over the full processor temperature range.
Germanium laser devices may be formed by modifying the material's indirect band gap behavior, unlike laser devices formed with other materials such as InGaAs. This may make photo-generation process very inefficient in operation. Germanium has also been used for silicon-compatible photo detectors and meets the requirement of being able to be grown directly on silicon and fabricated in a complementary metal oxide semiconductor (CMOS) process flow. As shown in
In a particular implementation, a growth technique is used for applying a local stress on germanium formed on silicon to significantly improve the performance of light emission and absorption. A tensile strain and bandgap of germanium may permit efficient absorption of near infrared optical signals. For light detection, electron-hole pairs generated in response to absorption may be collected efficiently using suitable electrodes formed on a germanium detector. Physical dimensions of the detector may be adjusted for optimal light absorption. For light emission, a proper hetero-junction and doping profile may allow carrier injection to achieve proper gain for laser operation. A quantum well type hetero-junction can be used to further improve the optical gain and efficiency.
As discussed below, laser transmitters and photo detectors may be formed on the same chip coupled by waveguides connecting laser transmitters to the photo detectors. Among other things, this permits high-speed transmission of information between devices within a chip with very low losses. By using the same process steps to form laser transmission devices and photo detectors on the same device, a total number of process steps for forming a chip may be reduced. Also, forming lasers for transmission and photo detectors to receive transmissions from the lasers in the same process steps may allow for a tight coupling of transmission wavelengths by the laser devices, and sensitivity to these wavelengths at the photo detector devices.
In one embodiment, as illustrated in
A particular energy and dose of the implantation may be chosen to introduce minimal defects inside the produced layer 110. The implanted structure may then be annealed under temperature between 600-850° C. to recover defects and activate dopants. Side and over-layer stress films (e.g., SINx layer 114) may then be deposited and patterned to provide additional local stress from the side and the top. Side and over-layer stress films may also serve as insulation and passivation. Metal electrodes 112 may be formed and positioned to connect to a bottom side of strained germanium layer 108 through silicon layer 106 as appropriate for particular applications. In an alternative embodiment, as shown in
In an alternative embodiment, top layer 110 may be doped using in-situ controlled doping during material growth. In this particular implementation, a whole p-i-n junction may be made in the CVD chamber to ensure high quality, low defect single crystal film with clean interfaces.
In one embodiment, germanium layer 108 is formed at an elevated temperature (e.g., 350 to 650° C.) to form a heteroepitaxial germanium layer.
In this step, the already formed silicon layer 106 is also maintained at the elevated temperature. Here, it is recognized that silicon and germanium have different thermal expansion coefficients (e.g., ˜2.6 ppm/C.° for Si and ˜5.8 ppm/C.° for germanium). While silicon layer 106 and germanium layer 108 adhere to one another at a junction, silicon layer 106 and germanium layer 108 contract at different rates as silicon layer 106 and germanium layer 108 are cooled from the elevated temperature while germanium layer 108 is being formed to an ambient operational temperature (e.g., room temperature) following deposition of germanium layer 108. This imparts a tensile stress to germanium layer 108 at the junction exhibit properties favorable for photo-absorption and photo-emission as illustrated above in
In a particular implementation, tensile strain may affect a transmission wavelength of a laser device and spectral response of a photo detector formed in a device. As pointed out above, the same process steps may be used to form a laser and a photo detector in the same device. In addition to reducing manufacturing cost by reducing a total number of process steps to produce a die, matching a tensile strain to germanium forming a laser with a tensile strain to germanium forming a photo detector may enable coupling a wavelength of light transmitted by the laser with a responsiveness or sensitivity of the photo detector to the transmitted light.
According to an embodiment, layers 108 and 110 may provide a hetero junction forming a PN hetero-diode. Also, a top layer 110 may comprise silicon germanium and may provide a compressive stress adding to tensile strain applied to layer 108 discussed above. Top layer 110 may provide an electrical contact interface. Material of top layer 110 may have also have a thermal expansion coefficient that is different from a thermal expansion coefficient of layer 108 to impart to provide a tensile strain to layer 108. Metal contacts 112 may connect layers 108 and 110, and may be used for carrier injection. As pointed out above, germanium layer 108 is under tensile stress by being compressed between silicon layer 106 and top silicon germanium layer 110.
In addition, a lateral compression may be applied to sides of SiGe layer 108 between portions of SiNx layer 114. As illustrated in
In one embodiment, layer 108 may be patterned and coupled to, or otherwise integrated with a waveguide to transmit light energy between layer 108 and another device. For example, such a waveguide may transit light energy to layer 108 if configured to act as a photo detector. Alternatively, such a waveguide may transmit light energy from layer 108 if configured to act as a laser device.
Germanium laser 212 may be formed, at least in part, by layers 108 and 110 of
In a particular implementation, gain medium to form gain sections 204 and 210 of laser 212 may be formed using an ultra high vacuum chemical vapor deposition (UHV-CVD) growth of germanium in a silicon well with implantation of phosphorous to form n-type dopants. As pointed out above, a first mechanism for introducing strain is growth of germanium at elevated temperature. Dissimilar coefficients of thermal expansion induce strain between germanium layer 108 and silicon layer 106 as the formed layers cool to an ambient operating temperature. In addition, as pointed out above, SiNx layer 114 may provide internal stressors to impart additional strain to layer 108.
Following completion of wafer processing and dicing, an additional undercut etch may be implemented around germanium gain section waveguides to hollow out material under the SOI buried oxide (BOX) layer to increase strain. Has shown in the cross-section view of
The terms, “and”, “or”, and “and/or” as used herein may include a variety of meanings that also are expected to depend at least in part upon the context in which such terms are used. Typically, “or” if used to associate a list, such as A, B or C, is intended to mean A, B, and C, here used in the inclusive sense, as well as A, B or C, here used in the exclusive sense. In addition, the term “one or more” as used herein may be used to describe any feature, structure, or characteristic in the singular or may be used to describe a plurality or some other combination of features, structures or characteristics. Though, it should be noted that this is merely an illustrative example and claimed subject matter is not limited to this example.
In the preceding detailed description, numerous specific details have been set forth to provide a thorough understanding of claimed subject matter. However, it will be understood by those skilled in the art that claimed subject matter may be practiced without these specific details. In other instances, methods and apparatuses that would be known by one of ordinary skill have not been described in detail so as not to obscure claimed subject matter.
While there has been illustrated and described what are presently considered to be example features, it will be understood by those skilled in the art that various other modifications may be made, and equivalents may be substituted, without departing from claimed subject matter. Additionally, many modifications may be made to adapt a particular situation to the teachings of claimed subject matter without departing from the central concept described herein.
Number | Name | Date | Kind |
---|---|---|---|
5006912 | Smith | Apr 1991 | A |
5381426 | Fontana et al. | Jan 1995 | A |
5534713 | Ismail | Jul 1996 | A |
5568502 | Hironaka | Oct 1996 | A |
5998781 | Vawter | Dec 1999 | A |
6537370 | Hernandez et al. | Mar 2003 | B1 |
6539143 | Hunter | Mar 2003 | B1 |
6580733 | Peale et al. | Jun 2003 | B1 |
6876010 | Fitzgerald | Apr 2005 | B1 |
20020048289 | Atanackovic et al. | Apr 2002 | A1 |
20030017640 | Foley Barenburg et al. | Jan 2003 | A1 |
20030124761 | Baert | Jul 2003 | A1 |
20030153161 | Chu | Aug 2003 | A1 |
20030227057 | Lochtefeld et al. | Dec 2003 | A1 |
20030235931 | Wada | Dec 2003 | A1 |
20040241398 | Notsu | Dec 2004 | A1 |
20050153495 | Liu | Jul 2005 | A1 |
20050153595 | Fuerst | Jul 2005 | A1 |
20050266591 | Hideo | Dec 2005 | A1 |
20060011916 | Sakai | Jan 2006 | A1 |
20060166467 | Witvrouw | Jul 2006 | A1 |
20070105251 | Liu | May 2007 | A1 |
20080013580 | Kakinuma | Jan 2008 | A1 |
20080173895 | Maa | Jul 2008 | A1 |
20080277647 | Kouvetakis | Nov 2008 | A1 |
20090218621 | Pfirsch et al. | Sep 2009 | A1 |
20100032812 | Sedky | Feb 2010 | A1 |
20100133585 | Kim | Jun 2010 | A1 |
20100176371 | Lochtefeld | Jul 2010 | A1 |
20100193795 | Fritzemeier | Aug 2010 | A1 |
20110062496 | Kouvetakis | Mar 2011 | A1 |
20110146756 | Sasaki et al. | Jun 2011 | A1 |
20110220936 | Fujimoto | Sep 2011 | A1 |
20110266595 | Hata | Nov 2011 | A1 |
20120063717 | Grenouillet | Mar 2012 | A1 |
20120168803 | Lee | Jul 2012 | A1 |
20130039615 | Nguyen | Feb 2013 | A1 |
20140020748 | Green | Jan 2014 | A1 |
20150226918 | Bauters | Aug 2015 | A1 |
Number | Date | Country |
---|---|---|
WO 0174708 | Oct 2001 | WO |
WO0174708 | Oct 2001 | WO |
WO 2012079113 | Jun 2012 | WO |
Entry |
---|
Ahn, Donghwan et al., High Performance, Waveguide Integrated Ge Photodetectors, Optics Express 3916, vol. 15, No. 7, Apr. 2007, 6 pages. |
Liu, Jifeng et al., Ge-on-Si Laser Operating at Room Temperature, Optics Letters, vol. 35, No. 5, Mar. 1, 2010, 3 pages. |
Miller, David A.B., Physical Reasons for Optical Interconnection, Int. J. Optoelectronics 11, 155-168, 1997, 12 pages. |
Liu, Jifeng et al., Tensile-strained, n-type, Ge as a Gain Medium for Monolithic Laser Integration on Si, Optics Express 11272, vol. 15, No. 18, Sep. 3, 2007, 6 pages. |
Koo, Kyung et al., Compact Performance Models and Comparisons for Gigascale On-Chip Global Interconnect Technologies, IEEE Transactions on Electron Devices, vol. 56, No. 9, Sep. 2009, 12 pages. |
Koo, Kyung-Hoae et al., Compact Performance Models and Comparison for Giga-Scale On-Chip Global Interconnect Technogologies, Center for Integrated Systems, ElectricalEngineering Department, Stanford University, California, 55 pages. |
International Search Report, mailed Apr. 22, 2013, International Application No. PCT/US13/24759, 2 pages. |
Written Opinion of the International Searching Authority, mailed Apr. 22, 2013, International Application No. PCT/US13/24759, 5 pages. |
International Preliminary Report on Patentability, mailed Aug. 12, 2014. International Application No. PCT/US13/24759, 6 pages. |
Non-Final Office Action, Mailed Feb. 15, 2017, Taiwan Patent Application No. 102104672, filed Feb. 6, 2013, 19 pgs. |
Number | Date | Country | |
---|---|---|---|
20130202005 A1 | Aug 2013 | US |