Seno, et al, "A 9-ns 16-Mb CMOS SRAM with Offset-Compensated Current Sense Amplifier," IEEE Journal of Solid-State Circuits, vol. 28, No. 11 (Nov. 1993) pp. 1119-1124. |
Lee, et al, "A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM," IEEE Journal of Solid-State Circuits, vol. 29, No. 12, (Dec. 1994) pp. 1491-1496. |
Sasaki, et al, "A 7-ns 140-mW 1-Mb CMOS SRAM with Current Sense Amplifier," IEEE Journal of Solid-State Circuits, vol. 27, No. 11, (Nov. 1992) pp. 1511-1518. |
Ishibashi, et al, "A 12.5-ns 16-Mb CMOS SRAM with Common-Centroid-Geometry-Layout Sense Amplifiers," IEEE Journal of Solid-State Circuits, vol. 29, No. 4 (Apr. 1994) pp. 411-418. |
Yamauchi, et al, "A Circuit Technology for High-Speed Battery-Operated 16-Mb CMOS DRAM's," IEEE Journal of Solid-State Circuits, vol. 28, No. 11, (Nov. 1993) pp. 1084-1091. |
Sekiyama, et al, "A 1-V Operating 256-kb Full-CMOS SRAM," IEEE Journal of Solid-State Circuits, vol. 27, No. 5, (May 1992) pp. 776-782. |
Blalock, et al, "A High-Speed Sensing Scheme for 1T Dynamic RAM's Utilizing the Clamped Bit-Line Sense Amplifier," IEEE Journal of Solid-State Circuits, vol. 27, No. 4, (Apr. 1992) pp. 618-625. |
Aoki, et al, "A 1.5 DRAM for Battery-Based Applications," IEEE Journal of Solid-State Circuits, vol. 24, No. 5, (Oct. 1989) pp. 1206-1212. |
Yoo, et al, "Variable V.sub.CC Design Techniques for Battery-Operated DRAM's," IEEE Journal of Solid-State Circuits, vol. 28, No. 4 (Apr. 1993) pp. 499-503. |
Seki, et al, "A 6-ns 1-Mb CMOS SRAM with Latched Sense Amplifier," IEEE Journal of Solid-State Circuits, vol. 28, No. 4 (Apr. 1993) pp. 478-483. |