Current- Gain Enhancemnt in Lateral p-n-p Transistors by an Optimized Gap in the n+Buried Layer K. N. Bhat and M. K. Achuthan IEEE Transactions on Electron Devices. VOL. ED-24, No. 3, Mar. 1997.* |
French Search Report from French Patent Application 96 01179, filed Jan. 26, 1996. |
IEEE Transactions on Electron Devices, vol. 24, No. 3, Mar. 1977, New York, US, pp 205-214, K.N. Bhat and M.K. Achuthan, “Current-Gain Enhancement in Lateral p-n-p Transistors by Optimized Gap in the n+ Buried Layer”. |
Patent Abstracts of Japan, vol. 002, No. 029 (E-017), Feb. 23, 1978 & JP-A-52 150984 (Mitsubishi Electric Corp.). |
Patent Abstracts of Japan, vol. 001, No. 019 (E-004), Mar. 24, 1977 & JP-A-51 116685 (Fujitsu Ltd.). |