Number | Date | Country | Kind |
---|---|---|---|
9-020642 | Feb 1997 | JP |
Number | Name | Date | Kind |
---|---|---|---|
4495559 | Gelatt et al. | Jan 1985 | A |
4554625 | Otten | Nov 1985 | A |
5086477 | Yu et al. | Feb 1992 | A |
5309371 | Shikata et al. | May 1994 | A |
5535134 | Cohn et al. | Jul 1996 | A |
5559718 | Baisuck et al. | Sep 1996 | A |
5815398 | Dighe et al. | Sep 1998 | A |
5825660 | Cagan et al. | Oct 1998 | A |
5870313 | Boyle et al. | Feb 1999 | A |
Entry |
---|
Nakatake et al.; “Module placement on BSG-structure and IC layout applications”; 1996 IEEE/ACM ICCAD-96; pp. 484-491, Nov. 1996.* |
Murata et al.; “VLSI module placement based on rectangule-packing by the sequence-pair” IEEE Trans. Computer-aided design of IC and System; pp. 1518-1524, Dec. 1996.* |
Marques et al.; “A system for the compaction of two-dimensional irregular shapes based on simulated annealing”; IEEE Proc. IECON '91; pp. 1911-1916, Oct. 1991. |