The invention relates to the general field of magnetic disk storage with particular reference to reading very high track densities
The principle governing the operation of the read sensor in a magnetic disk storage device is the change of resistivity of certain materials in the presence of a magnetic field (magneto-resistance). Magneto-resistance can be significantly increased by means of a structure known as a spin valve. The resulting increase (known as Giant magneto-resistance or GMR) derives from the fact that electrons in a magnetized solid are subject to significantly less scattering by the lattice when their own magnetization vectors (due to spin) are parallel (as opposed to anti-parallel) to the direction of magnetization of the solid as a whole.
The key elements of a spin valve structure are shown in
Although layers 4-7 are all that is needed to produce the GMR effect, additional problems remain. In particular, there are certain noise effects associated with such a structure. As first shown by Barkhausen in 1919, magnetization in iron can be irregular because of reversible breaking of magnetic domain walls, leading to the phenomenon of Barkhausen noise. The solution to this problem is to provide operating conditions conducive to single-domain films for MR sensor and to ensure that the domain configuration remains unperturbed after processing and fabrication steps. This is most commonly accomplished by giving the structure a permanent longitudinal bias provided, in this instance, by layer 3 which is a hard bias material such as Cr/CoPt or Cr/CoCrPt (where Cr is 0-200 Å), CoPt or CoCrPt (100-500 Å). Layer 2 is a protection layer of Ta or Ru with a thickness of 1-30 Å.
Of particular interest for the present invention is layer 1 from which the input and output leads to the device are fabricated. An example of a lead material is Ta/Au/Ta, where Ta is 20-100 Å and Au is 100-500 Å. One of the major problem in Lead Overlay (LOL) design is that the magnetic read track width is wider than physical read track width. This is due to high interfacial resistance between the lead and the GMR layer if integration is done with conventional metallurgy. This is symbolized in
In
The problem with this approach is that there is a degradation of electrical conductance at the tip of the lead arising from the resist shadowing leading to poor track width definition for extremely narrow track widths. Area “A” marked in
An improved fabrication process has been reported by Tanaka et al. and is illustrated in
The present invention discloses a process to manufacture a structure that allows current flow through path C, This results in much smaller magnetic/physical read track width difference.
A routine search of the prior art was performed with the following references of interest being found:
In U.S. Pat. No. 6,188,495, Wiitala describes a lead process for a SV MR. In U.S. Pat. No. 6,118,621, Ohsawa also show a lead process. (Shouji et al. discloses MR heads with different shaped leads in U.S. Pat. No. 5,907,459 while in U.S. Pat. No. 5,761,013, Lee et al. discuss leads and routing.
It has been an object of at least one embodiment of the present invention to provide a process for the formation of leads to a spin valve structure.
Another object of at least one embodiment of the present invention has been that said leads have a controlled gap less than about 0.15 microns.
Still another object of at least one embodiment of the present invention has been that said leads have minimal interface resistance to the device so that current flows into the device right before the gap, resulting in a precise magnetic (as opposed to physical) track width.
These objects have been achieved by using electroplating preceded by a wet etch to fabricate the leads. This approach requires only a thin protection layer over the GMR layer to ensure that interface resistance is minimal. Using wet surface cleaning avoids sputtering defects and plating is compatible with this so the cleaned surface is preserved Only a single lithography step is needed to define the track since there is no re-deposition involved.
The process of the present invention starts as illustrated in
A layer of a patternable resist material is then deposited onto protective layer 41. This resist material may be sensitive to either deep ultraviolet (UV), which we will define here as radiation in the wavelength range of from 1,930 to 2,480 Angstroms or to electron beam radiation. The resist is deposited to a thickness between about 0.5 and 1 microns. After exposure to (and development of) a suitable pattern of the selected radiation, a pedestal 42 of resist remains and is located midway between the two biased layers 3, as illustrated in
Wet surface cleaning all of all exposed surfaces is now performed. This step is highly dependent on the surface condition of the GMR sensor. The goal of this step is to remove organic contamination and reduce surface oxide so that uniform electroplating and minimal interface resistance can be achieved. A typical 1-10% H2:N2 plasma ashing using 50-300 W for up to 60 seconds removes resist residue and organic contamination without inducing further surface oxide formation.
An optional surface activation step may be introduced at this point. For surfaces that can be activated by acid, a brief dip in the plating solution itself or in 1-10% HCl, H2S04, or HN03 for 1-120 sec. is sufficient to improve adhesion.
This is followed by a key feature of the invention, namely the laying down of the lead layer. This is done by immersing the freshly cleaned protective layer 41 in a plating solution and then electroplating onto it metal layer 43, as seen in
Gold plating can be done from commercial bright sulfite-based gold plating solution. Typical gold plating parameters are: Gold: 5-15 g/L and Sodium Sulfite: 45-55 g/L at a pH between 6.0-7.0. Plating is performed in a temperature range of 15-80° C. at a current density of 1-20 mA/cm2, with 5 mA/cm2 being preferred. Agitation level during plating is mild.
Once electrodeposition has been completed (followed by rinsing in deionized water and blow drying), resist pedestal 42 is immediately removed which results in the formation of a pair of leads 43, separated by a gap 45, as seen in
The process concludes with the deposition of capping layer 46. A capping layer may be needed to improve adhesion of the lead material at the read gap. It can also reduce smearing during wafer lapping processes. The choice of capping layer includes Ta, W, Cr, TiW, and Ti. These materials have good adhesion among layers and they are relatively high in electrical resistivity. The thickness is up to 100 Angstroms. Common sputter deposition is adequate for this application.
Number | Date | Country | |
---|---|---|---|
Parent | 10093106 | Mar 2002 | US |
Child | 11266418 | Nov 2005 | US |