The benefits, features, and advantages of the present invention will become better understood with regard to the following description and accompanying drawings, in which:
The benefits, features, and advantages of the present invention will become better understood with regard to the following description, and accompanying drawings. The following description is presented to enable one of ordinary skill in the art to make and use the present invention as provided within the context of a particular application and its requirements. Various modifications to the preferred embodiment will, however, be apparent to one skilled in the art, and the general principles defined herein may be applied to other embodiments. Therefore, the present invention is not intended to be limited to the particular embodiments shown and described herein, but is to be accorded the widest scope consistent with the principles and novel features herein disclosed.
Light-emitting diode (LED) lighting is becoming more popular. In order for an LED light (including one or more LED elements) to be used to replace an incandescent bulb, the LED light should be able to work with conventional line dimmers for brightness control. Typical line dimmers are implemented using TRIAC circuits or the like which block some portion of the AC line voltage. To control brightness of the LED light, an LED driver monitors the conduction angle of the line dimmer and converts this information to a current reference signal used to adjust current through the LED light.
In the illustrated embodiment, the converter 101 is configured as a buck type converter which converts VREC having a higher voltage level to VOUT having a lower voltage level. The converter 101 includes an input filter capacitor C1 coupled between node 106 and GND. Node 106 is further coupled to a cathode of a diode D1, to one end of an output capacitor CO and to one end of the LED light 108. The other end of the LED light 108 is coupled to a node 110, which is further coupled to the other end of CO and to one end of an inductor L. An output voltage VOUT is developed across the LED light 108. The other end of the inductor L is coupled to a node 112, which is further coupled to the anode of diode D1 and to the drain of a power switching device Q. The source of Q is coupled to GND and its gate receives a gate control signal G from an LED driver 114. An AC detector 116 compares the voltage of VREC with a fixed threshold voltage VTH and develops a current sense signal IREF provided to an input of the LED driver 114.
The power switching device Q is shown as a metal-oxide semiconductor, field-effect transistor (MOSFET), although similar forms may be used (e.g., FETs, MOS devices, etc.) or other types of transistors or may be used, such as bipolar junction transistors (BJTs) and the like, insulated-gate bipolar transistors (IGBTs) and the like, etc. VAC may have a peak amplitude of approximately 180-200 Volts (V) or the like.
The rectifier 104 rectifies VIN to provide VREC in which negative going excursions of VIN are converted to positive going excursions of VREC. VTH is a predetermined or fixed DC voltage related to VREC. In one embodiment, VTH has a voltage level of about 2% of VREC, such as about 1 to 4 V. The AC detector 116 asserts IREF low when VREC is below VTH and asserts IREF high when VREC rises above VTH. Thus, IREF develops edges that correspond to crossings of VREC with VTH. Ideally, IREF develops an on-time TON that begins when VREC rises above VTH and that ends when VREC falls below VTH, in which IREF should be low for the remainder of each VREC period, shown as TAC.
In the ideal configuration, the converter 101 drives the LED light 108 with a current that is proportional to the duty cycle (D) of VREC and thus proportional to the duty cycle of IREF, where D=TON/TAC. The higher the duty cycle, the higher the current through the LED light 108, and thus the brighter the LED light 108. The LED driver 114 detects the duty cycle of IREF and develops a corresponding duty cycle of the gate drive signal G to drive Q to develop the current through the LED light 108. The LED driver 114 toggles Q on and off at a selected switching frequency FSW and at a duty cycle based on IREF to adjust the brightness of the LED light 108. FSW may be any suitable frequency level such as tens or hundreds of kilohertz (KHz).
Ideally, the line dimmer 102 does not conduct at all during the chopped portion of VAC so that VIN is zero and otherwise conducts with very little impedance so that VIN follows VAC for the remainder of each cycle. Many practical line dimmers, however, do not hold voltage tightly in its off state which results in noise distortion of VIN. The distortion of VIN is reflected as corresponding distortion of VREC during the chopped portion of VIN when VREC is intended to be zero. The distortion, in turn, results in non-zero noise on VREC in which VREC may rise above VTH during the off portion of the cycle. These distortions may cause undesired spurious pulses 202 of IREF, which correspondingly causes changes of switching of Q (based on an internal DC reference voltage which moves or ripples) causing undesired flicker of the LED light 108 noticeable to the human eye.
The magnitude of VTH may be increased to reduce or eliminate the spurious pulses 202 of IREF to minimize or eliminate flicker. Increasing VTH, however, decreases the power factor and overall efficiency and increases the harmonic distortion of LED current. It is desired to eliminate the undesired flickering without introducing any of these additional undesired consequences.
In operation, when VREC is below the voltage level of VOUT, the internal body diode of Q may conduct even when Q is off. VDS remains at about 0V give or take a diode voltage drop, and does not rise to the level of VTH or VOUT. When VREC rises above VOUT, VDS rises to about the voltage level of VREC. The voltage of VDSF through the low-pass filter 302 rises above VTH relatively quickly and the AC detector 316 asserts IREF high. The LED driver 114 continues toggling operation of Q at FSW, in which the voltage of VDS toggles accordingly which is illustrated using diagonal lines. The low-pass filter 302 filters out the higher carrier frequency of operation of VDS so that VDSF provides envelope information of VDS while VREC is above VOUT.
When VREC falls below VOUT, VDS goes to zero. VDSF decays to zero based on the time constant of C1 and the parallel combination of R1 and R2 and decays below VTH soon thereafter. When VDSF falls below VTH, the AC detector 316 asserts IREF back low and VDSF falls to about zero. VDS remains at about zero and below VOUT, and VDSF remains at about zero an below VTH. Thus, IREF remains low during the remainder of the cycle. In this manner, spurious pulses on IREF are eliminated in spite of noise pulses on VREC.
Operation is substantially similar to the LED driver system 300. When VREC is below VOUT, VDS is zero and current through the primary winding of the transformer T goes to zero or near zero even while Q is switching. The secondary winding develops zero or no voltage pulling VDSF to zero. When VREC rises above VOUT, current flowing in the primary winding of the transformer T caused by switching results a corresponding voltage in the secondary winding 502 causing VDSF to rise accordingly, and the AC detector 316 asserts IREF high. When VREC falls below VOUT, VDS goes to zero and the current through the transformer T goes to zero so that VDSF falls to zero according to the RC time constant. When VDSF falls below VTH, the AC detector 316 pulls IREF back low.
A potential advantage of the LED driver systems 500 and 600 is that the transformer T allows the voltage level of VDSF to be significantly smaller, and VTH is scaled accordingly.
Although the present invention has been described in considerable detail with reference to certain preferred versions thereof, other versions and variations are possible and contemplated. Those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiments as a basis for designing or modifying other structures for providing the same purposes of the present invention without departing from the spirit and scope of the invention as defined by the following claim(s).
This application claims the benefit of U.S. Provisional Application Ser. No. 61/598,281, filed on Feb. 13, 2012, which is hereby incorporated by reference in its entirety for all intents and purposes.
| Number | Name | Date | Kind |
|---|---|---|---|
| 20080169787 | Hsieh | Jul 2008 | A1 |
| 20110043133 | Van Laanen et al. | Feb 2011 | A1 |
| 20120081818 | Mazumdar | Apr 2012 | A1 |
| Entry |
|---|
| Brown, R. et al. “PFC Converter Design with IR1150 One Cycle Control IC” Application Note AN-1077. International Rectifier v 2.3, Jun. 2005, pp. 1-18. |
| Number | Date | Country | |
|---|---|---|---|
| 20130207555 A1 | Aug 2013 | US |
| Number | Date | Country | |
|---|---|---|---|
| 61598281 | Feb 2012 | US |