Patent Application
20140361966
This application relates to a level conversion circuit (level shifter) for amplifying an amplitude of a rectangular wave and a liquid crystal display device using the same. In particular, this application relates to a level conversion circuit which can be formed of transistors of the same conductivity type and a liquid crystal display device including a liquid crystal panel having the level conversion circuit mounted thereon.
Data processing and generation of a timing pulse when a liquid crystal display device is driven are carried out using a logic circuit such as an integrated circuit (IC). Many of such circuits operate with a relatively small voltage amplitude of, for example, 0 V to 3.3 V. However, a voltage and a large amplitude beyond a range used in an ordinary logic circuit may be required such as when a signal is supplied to a gate line or a source line in driving a liquid crystal panel. In such a case, a level conversion circuit can convert a HIGH level (H level) potential and a LOW level (L level) potential of a rectangular wave generated by the ordinary logic circuit or the like, and generate a rectangular wave having an amplified amplitude.
When a level conversion circuit is formed of a CMOS circuit, it is necessary to use both a p-channel MOS transistor and an n-channel MOS transistor, which increases the number of manufacturing steps.
Therefore, in order to reduce the number of the manufacturing steps to improve the yield and to reduce the costs, a level conversion circuit is sometimes formed of MOS transistors of a single conductivity type.
For example, when a rectangular wave is input to an inverter having, as a driver transistor, an n-channel transistor disposed on the power supply VLOW side thereof, an ON resistance of the driver transistor is more reduced when the input signal which is the rectangular wave is at the H level than when the input signal is at the L level, to thereby drop a voltage at the output node. In this case, when the load circuit is the bootstrap circuit illustrated in
On the other hand, if the input signal is at the H level, the voltage at the output node NOUT drops. In this case, the transistor M03 is in an ON state, and the gate potential of the transistor M02 is basically VHIGH-Vth. In other words, while the ON resistance of the transistor M01 is reduced in accordance with the H level of the input signal, a gate-source voltage VGS of the transistor M02 rises in accordance with the voltage drop at the output node NOUT and an ON resistance of the transistor M02 is also reduced. Therefore, there is a problem in that, compared with a case in which the load circuit has a fixed resistance value, voltage drop at the output node NOUT is less steep and the output voltage is less liable to drop. There is another problem in that, because of the above-mentioned problem, it is difficult to increase the amplification factor of the output signal with respect to the input signal.
This application has been made to solve the problems described above, and an object of this application is to provide a level conversion circuit which can obtain a suitable amplification factor by using transistors of a single conductivity type, and to provide a liquid crystal display device using the same.
According to one embodiment of this application, there is provided a level conversion circuit, which is formed of transistors of the same channel conductivity type and is configured to carry out level conversion of an input signal as a rectangular wave between voltages supplied from a first power supply and a second power supply to generate an output signal having an amplified amplitude, the level conversion circuit including: a first level conversion portion configured to input the input signal from a first input node, generate an intermediate signal obtained by inverting the input signal, and to output the intermediate signal from a first output node; and a second level conversion portion configured to input the intermediate signal from a second input node connected to the first output node, generate the output signal obtained by inverting the intermediate signal, and to output the output signal from a second output node. Each of the first level conversion portion and the second level conversion portion includes: an inverter circuit configured to input a rectangular wave from the input node and output a control signal; and an amplitude amplifying circuit configured to operate in accordance with the control signal input from the inverter circuit, amplify an amplitude of the rectangular wave input from the input node, and to output the amplified rectangular wave from the output node. The inverter circuit includes a first transistor and a load resistor connected in series between the first power supply and the second power supply, the inverter circuit is applied with the rectangular wave from the input node to a gate of the first transistor, and the inverter circuit outputs the control signal obtained by inverting voltage change in the rectangular wave from a node between the first transistor and the load resistor. The amplitude amplifying circuit includes: a second transistor having a channel connected between the first power supply and the output node; a third transistor having a channel connected between the output node and the second power supply; a fourth transistor having a channel connected between a gate of the third transistor and the second power supply; and a bootstrap capacitor connected between the output node and the gate of the third transistor. The amplitude amplifying circuit carries out the level conversion in step with operation of the second transistor in accordance with a signal applied from the input node to a gate of the second transistor and operation of the fourth transistor an ON/OFF state of which is switched by application of the control signal to a gate of the fourth transistor, to thereby generate, at the output node, voltage change having an amplified amplitude with respect to an amplitude at the input node.
In the level conversion circuit according to another embodiment of this application, the load resistor of each of the first level conversion portion and the second level conversion portion is a bootstrap circuit including a fifth transistor, a sixth transistor, and a capacitor. A channel of the fifth transistor and a channel of the first transistor are connected in series and a series connection of the fifth transistor and the first transistor is connected between the first power supply and the second power supply, a channel of the sixth transistor is connected between a gate of the fifth transistor and the second power supply, and the capacitor is connected between a node between the first transistor and the fifth transistor and the gate of the fifth transistor. The bootstrap circuit generates voltage change of the control signal, which has an amplified amplitude with respect to an amplitude at the input node.
According to one embodiment of this application, there is provided a liquid crystal display device, which uses the level conversion circuit, the liquid crystal display device including a pair of insulating substrates disposed so as to be opposed to each other with liquid crystal sandwiched therebetween, one of the pair of insulating substrates being a TFT substrate including a pixel region portion facing another of the pair of insulating substrates disposed in a region where pixels are arranged in matrix and a peripheral portion extending beyond the another of the pair of insulating substrates, the TFT substrate having a pixel arrangement structure formed on a surface of the pixel region portion thereof, the pixel arrangement structure including scanning wirings along respective rows of the pixels, video wirings along respective columns of the pixels, and thin film transistors provided for the respective pixels, the TFT substrate having a scanning line drive circuit for supplying a signal to the scanning wirings, a video line drive circuit for supplying a signal to the video wirings, and the level conversion circuit for supplying a rectangular wave to one of the scanning line drive circuit and the video line drive circuit formed on a surface of the peripheral portion thereof, the level conversion circuit being formed together with the pixel arrangement structure in the pixel region portion in a step of forming the pixel arrangement structure.
In the liquid crystal display device according to another embodiment of this application, the transistors are n-channel conductivity type transistors.
Further, in the liquid crystal display device according to another embodiment of this application, the transistors in the level conversion circuit and the thin film transistors provided for the respective pixels are n-channel conductivity type transistors.
According to one embodiment of this application, an amplification factor of a rectangular wave can be improved in the level conversion circuit using the transistors of a single conductivity type and the liquid crystal display device using the same.
An embodiment of this application is described in the following with reference to the attached drawings.
Pixels are arranged in matrix in an image display region of the liquid crystal display device 10. The color filter substrate 14 has a rectangle shape with a size corresponding to the image display region. Each of the pixels includes a set of, for example, red, green, and blue subpixels. Color filters corresponding to the respective colors of the subpixels are formed on a surface of the color filter substrate 14 on the liquid crystal side, and a black matrix which is a light-shielding film is formed in a pixel separation region.
The TFT substrate 16 has a rectangle shape which is larger than the color filter substrate 14, and includes a portion corresponding to the image display region (pixel region portion 20) and a peripheral portion 22 extending beyond the pixel region portion. The color filter substrate 14 is disposed so as to be opposed to the pixel region portion 20. The peripheral portion 22 is provided between at least one side of the TFT substrate 16 and a side of the color filter substrate 14 in parallel to the side of the TFT substrate 16.
A pixel arrangement structure including thin film transistors (TFTs) 24, source lines 26 (video wirings), gate lines 28 (scanning wirings), pixel electrodes, and a common electrode is formed on a surface of the pixel region portion 20 of the TFT substrate 16 on the liquid crystal side. Specifically, the pixel electrodes and the TFTs are arranged in a matrix manner so as to correspond to the arranged pixels. Each of the pixels includes the common electrode formed of a transparent electrode material similarly to the pixel electrode. The source line 26 is provided for each column of the TFTs 24 (arranged in a vertical direction), and is connected in common to source electrodes of the plurality of TFTs 24 in the column. The gate line 28 is provided for each row of the TFTs 24 (arranged in a horizontal direction), and is connected in common to gate electrodes of the plurality of TFTs 24 in the row. The source lines 26 are arranged along pixel separation regions provided among pixel columns, and the gate lines 28 are arranged along pixel separation regions provided among pixel rows. The plurality of source lines 26 and the plurality of gate lines 28 are arranged so as to be approximately orthogonal to each other. A pixel electrode corresponding to each of the TFTs 24 is connected to a drain electrode of the TFT.
A conduction state of each of the TFTs 24 is controlled by row in accordance with scanning pulses applied to the gate lines 28. The pixel electrode is connected to the source line 26 via the TFT 24 in the ON state, and is applied with a signal voltage (pixel voltage) in accordance with a pixel value from the source line 26. A predetermined common potential common to the pixels is applied to the common electrode via a common electrode wiring. Orientation of the liquid crystal with respect to each pixel is controlled by an electric field generated in accordance with a potential difference between the pixel electrode and the common electrode to change the transmittivity with respect to light incident from the backlight unit, thereby forming an image in the image display region.
A source line drive circuit 30 (video line drive circuit), a gate line drive circuit 32 (scanning line drive circuit), a level conversion circuit 34, and the like are formed on a surface of the peripheral portion 22 of the TFT substrate 16 on which the pixel region portion 20 having the pixel arrangement structure is formed as well. The level conversion circuit 34 is formed together with the pixel arrangement structure in a step of forming the pixel arrangement structure. The source line drive circuit 30 and the gate line drive circuit 32 can also be formed together with the pixel arrangement structure.
The source line drive circuit 30, the gate line drive circuit 32, and the level conversion circuit 34 are connected to a substrate 38 outside the liquid crystal panel 12 via a flexible print circuit (FPC) 36, and are supplied with a timing signal or the like from a control unit provided on the substrate 38 to operate.
A video signal received by a tuner or an antenna (both not shown) or a video signal generated by another device such as a video reproducing device is input to the control unit. Based on the input video signal, the control unit generates and outputs to the source line drive circuit 30 pixel data indicating grayscale values of the respective pixels, and generates timing pulses and clock signals to the source line drive circuit 30, the gate line drive circuit 32, and the level conversion circuit 34.
The gate line drive circuit 32 is arranged in the peripheral portion 22 provided on the right or left side of the pixel region portion 20 along the pixel region portion 20, and is connected to the gate lines 28. The gate line drive circuit 32 includes a shift register. The shift register starts to operate in response to a trigger signal from the control unit, selects the gate lines 28 in sequence in the order along a vertical scanning direction, and outputs the scanning pulse to a selected gate line 28. This turns on the TFTs 24 in a selected pixel row. Note that, the gate line drive circuit 32 may be provided on both sides of the pixel region portion 20 so that a scanning pulse maybe supplied from both sides of the gate lines 28.
The source line drive circuit 30 is arranged in the peripheral portion 22 provided on the upper or lower side of the pixel region portion 20 along the pixel region portion 20, and is connected to the source lines 26 In synchronization with the selection of the gate line 28 by the gate line drive circuit 32, the pixel data of the selected row is input from the control unit to the source line drive circuit 30, and the source line drive circuit 30 generates data voltages in accordance with the respective pixel data of the row. The generated data voltages are output to the source lines 26. In this way, pixel voltages are set with regard to pixel electrodes corresponding to the selected gate line 28. By the way, this corresponds to horizontal scanning of a raster image. A row is selected with regard to each cycle of the horizontal scanning (1 H) within an effective scanning period in a vertical scanning period (1 V), and the pixel voltages are written in the row. The potential of the pixel electrodes when the TFTs 24 are in an OFF state by the operation of writing in the respective rows is basically held until writing in the rows starts in a subsequent frame. Until then, the pixels in the rows are controlled to have a transmittivity in accordance with the potential.
The level conversion circuit 34 is disposed in free space of the peripheral portion 22. Specifically, the source line drive circuit 30 and the gate line drive circuit 32 are disposed in a portion of the peripheral portion 22 along sides of the rectangular pixel region portion 20, but the source line drive circuit 30 and the gate line drive circuit 32 are not disposed in a portion of the peripheral portion 22 around a corner of the TFT substrate 16, and that portion can be free space. Such free space can be effectively used to form the level conversion circuit 34. For example, in
A clock signal is input from the control unit to the level conversion circuit 34, and the H level and L level potentials of the clock signal are converted to generate a clock signal having an amplified amplitude. In this embodiment, the level conversion circuit 34 carries out level conversion and amplification with regard to two-phase clock signals each having a period of 2 H and having a phase shift of 1 H therebetween. The two-phase clock signals generated by the level conversion circuit 34 are supplied to the gate line drive circuit 32. Based on the clock signals, the gate line drive circuit 32 carries out shift operation of the shift register and generates a scanning pulse with regard to each stage of the shift register. The H/L levels of the scanning pulse are set so that the TFTs 24 are suitably turned on/off, and the level conversion circuit 34 generates a clock signal so that the scanning pulse has desired H/L levels. For example, a clock signal having an H level potential VIH=3.3 V and an L level potential VIL=0 V to be used in the control unit is input to the level conversion circuit 34, and the level conversion circuit 34 generates a clock signal having an H level potential VOH=10 V and an L level potential VOL=−6 V. Note that, the output of the level conversion circuit 34 may be used in driving the source line drive circuit 30.
The level conversion circuit 34 is connected to a power supply at a predetermined high potential VHIGH (hereinafter referred to as power supply VHIGH) and a power supply at a predetermined low potential VLOW (hereinafter referred to as power supply VLOW) Within the range of the voltages supplied by the power supplies, level conversion is carried out with respect to an input clock signal SIN having the H level potential VIH and the L level potential VIL, and an output clock signal SOUT having the H level potential VOH and the L level potential VOL and having an amplified amplitude is generated. For example, VHIGH is 17 V and VLOW is −9 V.
The input clock signal SIN is input to the level conversion circuit 34 from an input node NIN, and the output clock signal SOUT is output from an output node NOUT. The level conversion circuit 34 includes two level conversion portions 50 (50A and 50B) connected in series. An input node of the level conversion portion 50A in the preceding stage is the node NIN, and an output node of the level conversion portion 50A is a connection node NMID to the level conversion portion 50B in the subsequent stage. The level conversion portion 50A generates an intermediate clock signal SMID obtained by inverting the input clock signal SIN and outputs the intermediate clock signal to the level conversion portion 50B in the subsequent stage. An input node of the level conversion portion 50B in the subsequent stage is the node NMID, and an output node of the level conversion portion 50B is the node NOUT. The level conversion portion 50B generates the output clock signal SOUT obtained by inverting the intermediate clock signal SMID.
Each of the level conversion portions 50 includes two circuit blocks 52 and 54. Each of the circuit blocks 52 and 54 has a basic structure as a MOS inverter circuit in which a driver transistor and a load resistor circuit which substantially functions as a load resistor are connected in series between the power supply VLOW and the power supply VHIGH, and outputs a signal obtained by inverting voltage change in a rectangular wave applied to a gate of the driver transistor from a node between the driver transistor and the load resistor circuit. As described below, the load resistor circuit is a bootstrap circuit. In the following, a structure of the circuit blocks 52 and 54 is further described taking the level conversion portion 50A as an example.
The circuit block 52A includes transistors M1A, M5A, and M6A and a capacitor C1A. The transistor M1A is a driver transistor, and the transistors M5A and M6A and the capacitor C1A form a bootstrap circuit. A source of the transistor M1A is connected to the power supply VLOW, a drain of the transistor M1A is connected to a source of the transistor M5A, and a gate of the transistor M1A is connected to the input node of the level conversion portion 50A. A drain of the transistor M5A is connected to the power supply VHIGH, and a gate of the transistor M5A is connected to a source of the transistor M6A. A drain and a gate of the transistor M6A are connected to the power supply VHIGH. The capacitor C1A is connected between a node N1A between the transistors M1A and M5A and a node N2A between the gate of the transistor M5A and the source of the transistor M6A.
The circuit block 54A includes transistors M2A, M3A, and M4A and a capacitor C2A. The transistor M2A is a driver transistor, and the transistors M3A and M4A and the capacitor C2A form a bootstrap circuit. A source of the transistor M2A is connected to the power supply VLOW, a drain of the transistor M2A is connected to a source of the transistor M3A, and a gate of the transistor M2A is connected to the input node of the level conversion portion 50A similarly to the transistor M1A. A drain of the transistor M3A is connected to the power supply VHIGH, and a gate of the transistor M3A is connected to a source of the transistor M4A. A drain of the transistor M4A is connected to the power supply VHIGH, and a gate of the transistor M4A is connected to the node N1A of the circuit block 52A. The capacitor C2A is connected between a node N3A between the transistors M2A and M3A and a node N4A between the gate of the transistor M3A and the source of the transistor M4A. In this case, the node N3A is the connection node NMID.
Circuit blocks 52B and 54B include transistors M1B to M6B, capacitors C1B and C2B, and nodes N1B to N4B. A connection relationship in the circuit blocks 52B and 54B is the same as that of the circuit blocks 52A and 54A, and the transistors M1B to M6B, the capacitors C1B and C2B, and the nodes N1B to N4B respectively correspond to the transistors M1A to M6A, the capacitors C1A and C2A, and the nodes N1A to N4A in the circuit blocks 52A and 54A described above. In this case, gates of the transistors M1B and M2B are connected to the input node of the level conversion portion 50B, and the node N3B is the output node NOUT.
Next, operation of the level conversion circuit 34 is described.
In this case, for the sake of simplification of description, all the transistors have the same threshold voltage denoted as Vth. The level conversion circuit 34 is designed so that, when the input clock signal SIN is at the H level potential VIH, the transistors M1A and M2A having the gates to which the input clock signal SIN is applied are turned on. On the other hand, when the input clock signal SIN is at the L level potential VIL, the transistors M1A and M2A have an ON resistance which is higher than that when the input clock signal SIN is at VIH (or, are turned off). The transistor M6A is diode-connected between the power supply VHIGH and the gate of the transistor M5A, and is turned on when a potential φ2A at the node N2A is equal to or lower than (VHIGH-Vth) and is turned off when the potential φ2A is higher than (VHIGH-Vth) because the gate-source voltage VGS is lower than Vth. A potential φ1A at the node N1A is determined by current drive force (ON resistance) of the transistors M5A and M1A having channels connected in series between the power supply VHIGH and the power supply VLOW. Similarly, a potential φ3A at the node N3A is determined by current drive force (ON resistance) of the transistors M3A and M2A.
When the input clock signal SIN drops from VIH to VIL, the ON resistance of the transistor M1A becomes higher, and thus, the potential φ1A rises. In this case, when the input clock signal SIN is at VIH, a node of the capacitor C1A on the node N2A side is connected to the power supply VHIGH via the transistor M6A in the ON state, the capacitor C1A is charged at an interterminal voltage (φ2A-φ1A), and the potential φ2A is (VHIGH-Vth). When the input clock signal SIN is at VIL and the potential φ1A rises, the potential rise is transmitted via the capacitor C1A to the node N2A, the potential φ2A becomes higher than (VHIGH-Vth), the transistor M6A is in the OFF state, and the node N2A is in a floating state. The ON resistance of the transistor M5A becomes lower in accordance with the rise of the potential φ2A applied to the gate thereof. Therefore, together with the higher ON resistance of the transistor M1A, the potential φ1A when the input clock signal SIN is at VIL is higher than that when the input clock signal SIN is at VIH. The potential φ1A is expressed as φ1A (VIL).
Because the load circuit of the circuit block 52A is a bootstrap circuit, when the input clock signal SIN changes from VIH to VIL, the bootstrap action can quickly cause the transistor M5A to be in a deep ON state. Therefore, compared with a structure using a resistance element or the like, the potential φ1A can quickly rise to φ1A (VIL).
On the other hand, when the input clock signal SIN rises from VIL to VIH, the ON resistance of the transistor M1A is lowered, and thus, the potential φ1A drops. In this case, in the load circuit which is a bootstrap circuit, the transistor M6A is initially in the OFF state, and thus, capacitive coupling of the capacitor C1A quickly drops the potential φ2A at the node N2A and the ON resistance of the transistor M5A quickly increases. Therefore, the potential φ1A can quickly become lower. The potential φ1A when the input clock signal SIN is at VIH is expressed as φ1A (VIH).
φ1A (VIH) and φ1A (VIL) have a relationship of φ1A (VIH)<φ1A (VIL). Further, VLOW<VIL<VIH<VHIGH holds, and hence VLOW<φ1A (VIH)<VIL and VIH<φ1A (VIL)<VHIGH can be set.
In the circuit block 54A, change in the potential φ1A as a control signal is input from the circuit block 52A to the gate of the transistor M4A.
When the input clock signal SIN drops from VIH to VIL, in the circuit block 54A, the gate potential of the transistor M4A changes from φ1A (VIH) to φ1A (VIL) to cause the transistor M4A to be in the ON state, and a potential φ4A at a node N4A is (VHIGH-Vth). This charges the capacitor C2A at an interterminal voltage (φ4A-φ3A). Further, when the signal SIN drops from VIH to VIL, the ON resistance of the transistor M2A increases in accordance with drop of the gate potential, and thus, the potential φ3A rises. When the potential φ3A rises, the potential rise is transmitted via the capacitor C2A to the node N4A, the potential φ4A becomes higher than (VHIGH-Vth), the transistor M4A is in the OFF state, and the node N4A is in a floating state. The ON resistance of the transistor M3A becomes lower in accordance with the rise of the potential φ4A applied to the gate thereof. Therefore, together with the higher ON resistance of the transistor M2A, the potential φ3A when the input clock signal SIN is at VIL is higher than that when the input clock signal SIN is at VIH. The potential φ3A is expressed as φ3A (VIL).
Because the load circuit of the circuit block 54A is a bootstrap circuit, when the input clock signal SIN changes from VIH to VIL, the bootstrap action can quickly cause the transistor M3A to be in a deep ON state. Therefore, compared with a structure using a resistance element or the like, the potential φ3A can quickly rise to φ3A (VIL).
On the other hand, when the input clock signal SIN rises from VIL to VIH, the gate potential of the transistor M4A changes from φ1A (VIL) to φ1A (VIH). Before the change in the input clock signal SIN, the transistor M4A is basically in the OFF state by the bootstrap action. After the change in the input clock signal SIN, the OFF state is maintained by the gate potential which drops to φ1A (VIH). Further, when the signal SIN rises from VIL to VIH, the ON resistance of the transistor M2A reduces, and thus, the potential φ3A drops. In this case, capacitive coupling of the capacitor C2A quickly drops the potential φ4A to transient from a state higher than (VHIGH-Vth) to a state of (VHIGH-Vth), and the ON resistance of the transistor M3A quickly increases. Further, in the circuit block 54A, as described above, the transistor M4A maintains the OFF state, and thus, even when the potential φ4A is equal to or lower than (VHIGH-Vth), the node N4A is held in the floating state. Therefore, the capacitive coupling of the capacitor C2A causes the potential φ4A to suitably follow the potential φ3A to further drop. Specifically, compared with a case in which the transistor M4A has a simple diode connection and the potential φ4A is basically fixed to (VHIGH-Vth), the gate-source voltage VGS of the transistor M3A drops, and the ON resistance of the transistor M3A increases in accordance therewith. Therefore, the potential φ3A can quickly drop, and at the same time, the drop amount can be increased. The potential φ3A when the input clock signal SIN is VIH is expressed as φ3A (VIH).
φ3A (VIH) and φ3A (VIL) have a relationship of φ3A (VIH)<φ3A (VIL). Further, VLOW<φ3A (VIH)<VIL and VIH<φ3A (VIL)<VHIGH can be set, and the amplitude of potential change at the node N3A can be amplified with an amplification factor which is larger than one with respect to the input clock signal SIN. In particular, as described above, the amplification factor can be improved by, in addition to increasing the rise amount of the potential φ3A by the bootstrap action when the input clock signal SIN is at VIL, increasing the drop amount of the potential φ3A when the input clock signal SIN is at VIH.
Operation of the circuit blocks 52B and 54B is basically similar to that of the circuit blocks 52A and 54A described above. However, instead of the input clock signal SIN to the node NIN in the circuit block 52A, the clock signal (intermediate clock signal) SMID which has the L level of φ3A (VIH) and the H level of φ3A (VIL) and which has an inverted phase with respect to that of the input clock signal SIN is input from the level conversion portion 50A to the node NMID in the circuit block 52B. The circuit block 52B supplies, as a control signal, a potential φ1B at the node N1B to the gate of the transistor M4B in the circuit block 54B. φ1B (VIH)>φ1B (VIL) holds, where φ1B (VIH) is φ1B when the intermediate clock signal SMID is at the L level and φ1B (VIL) is φ1B when the intermediate clock signal SMID is at the H level. When the intermediate clock signal SMID is at the L level, the transistor M4B can be diode-connected, and the transistor M2B can be in a state of having a high ON resistance. On the other hand, when the intermediate clock signal SMID is at the H level, the transistor M4B is in the OFF state and the transistor M2B is in a state of having a low ON resistance. φ3B (VIH)>φ3B (VIL) holds, where φ3B (VIH) is φ3B when the intermediate clock signal SMID is at the L level and φ3B (VIL) is φ3B when the intermediate clock signal SMID is at the H level. The output clock signal SOUT in which φ3B (VIH) is the H level potential VOH and φ3B (VIL) is the L level potential VOL is output from the output node NOUT.
Similarly to the level conversion portion 50A, the level conversion portion 50B converts levels of the input clock signal and generates and outputs a clock signal amplified with an amplification factor which is larger than one.
As described above, each of the level conversion portions 50 can improve the amplification factor, and the level conversion circuit 34 can realize a large amplification factor. Note that, the voltages held by the capacitors C2A and C2B in the circuit blocks 54 can drop by leakage currents of the transistors M3A and M3B.
Therefore, it is suitable for the purpose of securing the amplification factor that capacitances of these capacitors are basically set to be large to an extent that the voltage drop due to the leakage currents does not affect the bootstrap operation. In an actual case, as the capacitance becomes larger, the size of the level conversion circuit 34 generally becomes larger, and thus, the capacitances may be determined also taking into consideration the upper limit of the size of the circuit in design.
The level conversion portion 50A and the level conversion portion 50B may be the same in the basic structure. However, the level conversion portion 50B is required to have the driving ability in accordance with a load connected to the output node NOUT. For example, when a heavy load is driven, elements include in the circuit block 54B are elements capable of handling a larger current and a heavier charge than elements in the circuit block 54A. Specifically, the transistor channel width and the capacitor capacitance in the circuit block 54B are set to be larger than those in the circuit block 54A.
Further, each of the level conversion portions 50 is a feedforward circuit, and can operate at high speed and can reduce phase delay between the input and the output of the level conversion circuit 34. Further, a single-end signal is input to and output from the level conversion circuit 34 and the structure of the circuit is simple. By connecting two stages of the level conversion portions 50 in series each providing an inverted output, under a state in which the input clock signal SIN to the level conversion circuit 34 is fixed to an OFF state, that is, the L level, the potential at the output node NOUT is also set at the L level. For example, in this embodiment, the L level potential VOL of the output signal is −6 V while the H level potential VOH is 10 V. In such a structure that, in a case where the absolute value of VOL is smaller than the absolute value of VOH, the output is fixed to VOL when the input clock signal SIN is in the OFF state, absolute values of voltages applied to wiring and a circuit connected to the output of the level conversion circuit 34 become smaller. Therefore, this structure is suitable from the viewpoint of, for example, reducing the power consumption and improving the safety of the circuit.
In the embodiment described above, the transistors included in the level conversion circuit 34 are n-channel transistors, but a level conversion circuit 34 including p-channel transistors can also be realized. Further, a semiconductor layer of each of the TFTs which are the transistors maybe formed of a transparent amorphous oxide semiconductor (TAOS), but the semiconductor layer may also be formed by using other materials such as low-temperature polysilicon and amorphous silicon.
The level conversion circuit 34 described above is formed by effectively using free space in the peripheral portion 22 of the TFT substrate 16, and thus, increase in size of the liquid crystal panel 12 can be inhibited.
Further, the level conversion circuit 34 can be formed basically without using a resistance element, and thus, can be formed on the surface of the TFT substrate 16 in manufacturing steps similar to those for the pixel arrangement structure in the pixel region portion 20, which is convenient. When the level conversion circuit 34 is not formed on the TFT substrate 16, on the other hand, the load circuit in the circuit block 52 maybe, instead of the bootstrap circuit described above, a resistance element connected between the driver transistor M1A or M1B and the power supply VHIGH.
While the foregoing has described what are considered to be the best mode and/or other examples, it is understood that various modifications may be made therein and that the subject matter disclosed herein maybe implemented in various forms and examples, and that they may be applied in numerous applications, only some of which have been described herein. It is intended by the following claims to claim any and all modifications and variations that fall within the true scope of the present teachings.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2012-100176 | Apr 2012 | JP | national |
This application is Bypass Continuation of international patent application PCT/JP2013002094, filed: Mar. 27, 2013 designating the United States of America, the entire disclosure of which is incorporated herein by reference. Priority is claimed based on Japanese patent application JP2012-100176, filed: Apr. 25, 2012. The entire disclosure of Japanese patent application JP2012-100176 is incorporated herein by reference in its entirety.
| Number | Date | Country | |
|---|---|---|---|
| Parent | PCT/JP2013/002094 | Mar 2013 | US |
| Child | 14470357 | US |
