1. Field
The present disclosure is applicable to electronic integrated circuits (“ICs”), and particularly to level shifter circuits that convert binary signals from one voltage range to a different voltage range.
2. Related Art
It is usually desirable for an IC to operate from a single voltage supply. However, many ICs require two or more different voltage supplies internally for ideal operation. In such circumstances a binary-level signal that operates satisfactorily within the bounds of a first supply often needs to be conditioned so that it is capable of controlling circuits that operate across a different, typically wider, voltage range. Ideally, circuits are available that accept a logic level input signal to control one or more outputs that each range from the most positive voltage of a first, higher supply voltage to the lowest (or most negative) voltage of a second, lower supply voltage. In this paper, such circuits are referred to as “level shifters”. The logic level signal range need not be identical to either the higher or the lower supply voltage.
The voltages of the logic supply, and of VDD 104 and VSS 106, depend on the requirements of the circuit in which the level shifter operates. VDD and VSS supplies are often symmetric, having the same magnitude voltage. The exemplary embodiment described in the most detail herein is suitable for symmetric positive and negative supplies, but is also suitable for asymmetric supplies. As one example, logic+ and VDD 106 may both have a value of approximately 2.4V with respect to circuit common, which in turn may be approximately equal in potential to an RF reference voltage “ground” 140. VSS 106 may be −3.4V with respect to ground 112.
In other circuits the supply values may vary widely. As a first representative alternative, VDD may be +10V, logic+ +3V, logic− 0V, and VSS −10V. As a second representative alternative, VDD may be +6V, VSS may be −5V, and logic+ may be 0V while logic− is −5V. In a third alternative, VDD may be 2.4V, logic+ may be 2.4V, logic− may be 0 or common, and VSS may be −2.4V. The input control voltage range need not extend to either VDD or VSS. Indeed, though it is typically so, 0V or the “common” voltage disposed between VDD and VSS need not constitute either logic+ or logic−.
In the exemplary circuit of
An RF signal intended for transmission may be provided to RF input 132 of a power amplifier 134, the output of which is matched to the impedance of the antenna 114 by a matching network 136. The matching network typically includes a blocking capacitor or other mechanism such that the RF transmit signal B 118 has a large amplitude RF signal with a mean voltage of zero volts. The RF Xmt input 132 should be quiescent when Select A/B 102 is true. In this “A” selection condition, FET M3 124 is off, while FET M1 120 shunts any residual signal present at B 118 to ground 112, thus minimizing interference with the extremely small RF receive signal picked up by the antenna 114.
When Select A/B 102 is false, OUT 108 is driven to VSS and OUTX 110 is driven to VDD. This causes FETs M3 124 and M4 126 to be turned on, and FETs M1 120 and M2 122 to be turned off. Accordingly, the RF transmit signal A 118 is no longer shunted to ground by M1 120, but instead is coupled to the antenna 114. The sensitive input to the LNA 128 is protected by M2 122 having a high impedance, plus M4 126 shunting any leakage signal to ground 112. Gate resistors (not shown) in series with the gate of each of M1-M4, in conjunction with parasitic drain-gate and gate-source capacitances Cdg and Cgs, protect the FETs from suffering excess voltages from gate to drain or source (Vgs and Vgd) because of the high frequency of the zero-average RF signal at B 118.
A method and apparatus having improved features for level shifting are described herein. The maximum operating voltage of a level shifter depends in part on the characteristics of the semiconductor process by which it is fabricated. However, circuit switching details may cause voltages to appear across devices, such as FETs, that have a transient value that is greater than the static voltages of the circuit. Such excessive voltages, even though transient, may eventually cause the level shifter circuit to fail even if they are too small to cause apparent harm for some time.
Among other useful features, the method and apparatus described herein include features that avoid such excessive transient voltages across semiconductor devices of a level shifter. This enables a given semiconductor process to control higher voltage and power, resulting in more cost-effective and reliable level shifters. Various aspects of the method and apparatus described herein will be seen to provide further advantages, as well.
An improved level shifting method and apparatus is described for generating a control output that has a significantly wider voltage range than the voltage range over which an input control signal operates. Many level shifter topologies are possible, some examples of which are set forth in U.S. Pat. No. 6,804,502 entitled “Switch Circuit and Method of Switching Radio Frequency Signals” issued Oct. 12, 2004 to Burgener, et al., the entire contents of which are hereby incorporated herein by reference.
One embodiment is a method of creating a final output signal from a level shifter circuit that substantially approaches a maximum voltage VDD in a first static state and a minimum voltage VSS in an opposite second static state, the state controlled by an input control signal to the level shifter within an input control voltage range that is substantially smaller than, and distinct from, the range from VDD to VSS. The method includes generating the final output signal from a final output drive block and generating, for each final output drive block of the level shifter, upper and lower source supply signals from corresponding upper and lower source supply drivers. Each upper source supply signal is “at a rail” approximating VDD in one static state and is “at common” approximating an intermediate value COM in the opposite static state, and each lower source supply signal is “at a rail” approximating VSS in one static state and “at common” approximating COM in the opposite static state, such that in each of the opposite static states one of the source supply signals for a particular final output driver is “at a rail” and the other of the source supply signals is “at common”. In response to each change from one state to the opposite state initiated by a change in the input control signal, the method further includes preventing the source supply signal that is “at common” from beginning to transition away from that condition until after another drive signal has completed a significant portion of a transition from “at a rail” toward its “at common” value.
The method of the foregoing embodiment may include generating, under control of a single control signal to a level shifter circuit, both a first differential final output signal from a first final output drive block and a second differential final output from a second final output drive block, the first and second final output signals inverted with respect to each other such that in one static state the first final output approaches VDD and the second output approaches VSS, and in the opposite state the second output approaches VDD and the first output approaches VSS. The method includes providing a corresponding upper and lower source supply signal pair to each of the final output blocks such that in each static state one of each pair of source supply signals is “at common” and the other source supply signal of the pair is “at a rail”. The method may further include, in response to a change from one state to the opposite state initiated by the single control signal, preventing the source supply of one pair that is “at common” from beginning to transition to “at a rail” until after a source supply signal of the other pair has transitioned substantially from “at a rail” toward “at common”. In response to the same change of state, the method may alternatively prevent the source supply of each pair that is “at common” from beginning to transition to “at a rail” until after the other source supply signal of such pair has transitioned substantially from “at a rail” toward “at common”.
In some embodiments the level shifter may have two stages including a front end level shifter stage that produces differential intermediate level shifted outputs inverted with respect to each other from intermediate output drivers under control of the same input control signal, plus high and low intermediate source supply signals for each of the intermediate output drivers. In that case, the method may further include coupling VSS to all intermediate output drivers and all intermediate source supply drivers of such a front end level shifter stage via a resistor larger than 1000 ohms. The method may also include disposing a capacitance between the high and low intermediate source supply signals for each intermediate output driver.
Another embodiment is a level shifter having at least one final output ranging from about a maximum voltage VDD of a positive supply with respect to a common voltage in a first static state to about a minimum voltage VSS of a negative supply with respect to common in a second static state, either state selectable by an input voltage value within an input voltage range much less than the range VSS to VDD. Each final output driver stage is supplied by a corresponding high-level source drive circuit having an output “at a rail” and approximating VDD in one state and “at common” approximating common in the opposite state, and by a corresponding low-level source drive circuit having an output “at common” approximating common in one state and “at a rail” approximating VSS in the opposite state, such that in each static state one of the source drive outputs is “at common” and the other source drive output is “at a rail”, such final output drive circuit thereby providing a final output at approximately VDD in one state and VSS in the opposite state. The level shifter further includes “away from common” transition delay circuitry configured to delay a transition by a source drive output from “at common” toward a rail until a different source drive output has significantly transitioned from “at a rail” toward common.
The level shifter may be a differential-output level shifter including circuitry to produce final outputs inverted from each other, a non-inverted final output being approximately VSS in a first state and approximately VDD in an opposite second state, and an inverted final output being approximately VDD in the first state and approximately VSS in the opposite second state. In that case the “away from common” transition delay circuitry may preclude transmission of a changing control signal to a source drive circuit for the non-inverted final output driver having output “at common” until after a different source drive output for the inverted final output driver has significantly transitioned from “at a rail” toward common. Initiation of all transitions of source drive outputs from “at common” toward “at a rail” may be similarly precluded until a source drive output from a relatively inverted final output driver has significantly transitioned from “at a rail” toward common.
The “away from common” delay circuitry may alternatively delay initiation of transitions by a source drive output for a particular final output driver from “at common” until after a source drive output for the same particular final output driver has significantly begun to transition from “at a rail” toward common.
Any such level shifter may include two level shifting stages, each independently generating a final output ranging from VDD to VSS based only on one or more input signals each limited to a range substantially smaller than VDD to VSS. In particular, the input signal ranges may be limited to the range VDD to common and/or the range common to VSS, exclusive of signals ranging from VDD to VSS. Any such level shifter may additionally include a resistor within an order of magnitude of 10 k ohms in series between a supply source and all circuits of a level shifter stage coupled to such supply source. Any such level shifter may include circuitry that clamps each high-side and low-side control signals for a supply source driver at a level causing the supply source driver to output common, and to unclamp such control signals only after another supply source driver output significantly transitions toward common from “at a rail”. In particular, any such level shifter may concurrently clamp such control signals and decouple the clamped control signal from a signal source by means of a clamped-output transmission gate.
Embodiments of the level shifting method or apparatus may employ any combination of individual features of any described embodiment, insofar as such combination of features is practical and is not expressly disavowed within this paper.
Embodiments of the present invention will be more readily understood by reference to the following figures, in which like reference numbers and designations indicate like elements.
The level shifting method and apparatus described herein are particularly suited to avoiding a transient appearance of excessive differential voltage between drive signals coupled to an output drive block (or intermediate output drive block) of an integrated circuit level shifter.
Ideally, the threshold voltages of the FETs are controlled to be greater than half of the expected maximum voltage difference between V+SRC 210 and V−SRC 212, such that when IN 202 is rising, MP 206 will turn off before MN 208 begins to turn on, and vice versa. However, in the exemplary process the threshold voltage are only about IV, while the expected voltage difference between V+SRC 210 and V−SRC 212 is typically 2.4 V. As such, there is a finite amount of time when both devices in an inverter 200 are “on”, causing simultaneous conduction or “shoot-through” current. However, unlike clocked circuits, level shifters switch a control signal which changes relatively infrequently, so a modest amount of transitional electrical noise does not significantly add to average emissions. For frequent signal changes, or when input transitions are slow, the supplies V+SRC 210 and V−SRC 212 are limited, typically by means of current limit circuits.
The devices for each inverter 200 are selected for the desired output drive capacity. For balanced output drive, the MP 206 may need to have some combination of greater wider and/or shorter length compared to the MN 208, due to the typically lower conductance of a given size of P channel FET versus an equal sized N channel FET.
Unless otherwise noted, the inverters represented in subsequent figures by inverter symbols of type 200 may be assumed to have N and P FETs that are differently sized to be comparably conductive. The size of the inverter symbols 200 roughly indicates the size of the devices in the represented inverter. Small, medium and large inverter symbols 200 are employed. In an exemplary silicon-on-sapphire process employed by the inventor, all FETs in inverter blocks 200 may be assumed to have Vth of about 1 V (−1 V for P FETs). Small inverter blocks may be assumed to indicate an N FET 208 having a channel of 2 microns width and 0.8 micron length, and a P FET 206 having a channel of 3 micron width and 0.5 micron length. Medium size inverters represent an N FET having a channel 4 microns wide and 0.8 microns long, and a P FET with channel 6 microns wide, 0.5 microns long. The large inverter symbols 200 represent an N FET of channel width 20 microns and length 0.8 microns, and a P FET also of width also 20 microns but of length 0.5 microns. The skilled person will have no trouble selecting suitable FET sizes for varying processes and circuit requirements.
The output 312 of inverter 302 switches between about common 304 and VDD 104, and is provided to the V+SRC connection of a third, larger inverter block 314 whose V−SRC connection is coupled to the output 316 of the inverter 308, which switches between about VSS 106 and common 304. Accordingly, when a suitable logic low level (about common 304) is applied to input 306, and a different suitable logic low level (about VSS 106) is applied to input 310, outputs 312 and 316 go to VDD and common, respectively. Thus, inverter 314 has only a single supply voltage (VDD—common) disposed across its source connections. When inputs 306 and 310 are switched to suitable logic low levels of about common and VSS, respectively, the outputs 312 and 316 go to common voltage and VSS, respectively. Thus, output inverter 314 again has only one supply voltage (common—VSS) disposed across its source connections.
Thus, the V+SRC connection 312 and V−SRC connection 316 of the output inverter 314 switches between VDD and common, respectively, for suitable logic low levels on inputs 306 and 310, and common a VSS, respectively, for suitable logic high levels on inputs 306 and 310. Because the input of the output inverter 314 is coupled to common 304, its output 318 goes to about VDD in the logic low input condition, and to about VSS in the logic high condition. Output 318 is the primary output of this level shifter stage.
In some exemplary embodiments of level shifters, the FETs in inverter block 314 have the same breakdown voltage as do those in inverters 302 and 308, and both are close to the greater of the first supply (VDD—common) or the second supply (common—VSS). Under such circumstances it is important that outputs 312 and 316 are never at VDD and VSS, respectively, and indeed it is important that the voltage difference across the outputs not exceed the greater of the two supply voltage magnitudes at any time either the P FET or the N FET of output inverter block 314 is conducting. Such overvoltage conditions may be avoided by the principles illustrated in the circuits of
Signal Transmit L 500 of
The level shifter 600 includes a non-inverting output OUT_VS2VD 604 that rises from VSS to VDD when the input IN_G2VD rises from common to VDD, and an inverted output OUT_VD2VS 606 that falls from VDD to VSS in response to the same input change. The two outputs are generated by two inverter trios configured similarly as the high-side inverter 302, low-side inverter 308 and output inverter 314 of
The input to low-side inverter 610 is provided by the inverting output OUT_VD2VS 606. However, that output signal ranges from VSS to VDD, so it is limited to the proper input range (VSS to common) by N FETs 622 and 624. When the output OUT_VD2VS 606 is VDD, N FET 622 couples the input of 610 to common 304, and when the output is VSS, N FET 624 couples the input of 610 to VSS. Similarly, the input to low-side inverter 618 is provided by the non-inverting output OUT_VS2VD 604, which is limited to the low-side input range by N FETs 626 and 628.
In addition to the extra inverting stage 614 and the signal limiting FETs 622-624 and 626-628, each half of level shifter 600 differs from the circuit of
Zs 630 may serve a plurality of purposes. It may facilitate an ability of capacitors 632 and 634 to maintain the source voltage across output inverters 612 and 620 reasonably constant during the switching sequence. It also slows switching speed. In exemplary embodiments Zs is simply a resistor of 5 k to 20 k ohms, but may have a resistance within an order of magnitude of 10,000 ohms. Moreover, Zs may have an inductive component, or even be primarily inductive, in which case the impedance magnitude should be determined at a transition frequency Ft that is 1/Ts, where Ts is the transition time from an input transition at, e.g., IN_G2VD 602, to O_VS2G 642. Ts may alternatively be calculated as the time between other suitable voltage transitions. The magnitude of the impedance Zs should be greater than 1000 ohms at Ft, or may be limited to being within an order of magnitude, or alternatively within a factor of 4, of 10,000 ohms at Ft. Generally, it is preferable for it to be substantially larger than Rds(on) of the inverters to which it is coupled (inverters 610, 618 in
The single stage differential output level shifter 700 of
Either the V+SRC or the V−SRC connection of an output inverter is at common 304 in every static state. If such connection at common voltage moves toward its particular supply rail (VDD for V+SRC, VSS for V−SRC) faster than the opposite source connection moves toward common, then the net voltage across the output inverter will increase above its static value. This can impair reliability if the FETs are operating near their voltage withstand capacity. To avoid such transient voltage spikes it is desired to ensure that whichever source supply (V+SRC or V−SRC) will be moving toward common voltage will be forced to substantially begin its transition before the opposite source is permitted to begin transitioning. This is accomplished in the level shifter 800 by means of the Signal Transmit blocks 806, 808 and 834, 836.
When IN 804 is logic high, VDa 822 is at VDD, VSa 850 at common, VDb 824 at common and VSb 852 is at VSS. When IN 804 transitions to logic low, all of these voltages will change, but the transitions of VSa 850 and VDb 824 are delayed. They will change in response to the signal from Signal Transmit L block 834 and Signal Transmit H block 808, respectively. However, signals VSb 852 (VSS) on X and Sc 844 (common) on _X initially disable Signal Transmit L block 834, while signals VDa 822 (VDD) on X and Sa 814 (common) initially disable Signal Transmit H block 808. VSb 852 and Sc 844 are permitted to change by Signal Transmit L block 836, which is initially enabled by VSa 846 (common) on X and Sb 842 (VDD) on _X.
When IN 804 is logic low, VDa 822 is at common, VSa 850 at VSS, VDb 824 at VDD and VSb 852 is at common. When IN 804 transitions to logic low, the transitions of VDa 822 and VSb 852 are delayed by the initial condition of Signal Transmit blocks 806 and 836. These Signal Transmit blocks will not be enabled to transmit the new signal from the first stage 802 until VDb 824 and Sd 816, as well as VSa 846 and Sb 842, have substantially transitioned. In all cases, suitable transition threshold voltages should be selected to ensure that racing cannot permit voltage spikes across the source voltages of the output inverters 826 and 828.
In level shifter 800, initially disabled Signal Transmit blocks for one side of the level shifter (either the non-inverted OUT side, or the opposing OUTX side) are enabled by the transition of an output an on the opposite side. These signals are not available in single-ended (one sided) level shifters, so an alternative circuit is illustrated for such level shifters in
A logic input 902 arbitrarily selected to accept inputs between VDD and common controls the two stage single-ended level shifter 900 of
Due to the lack of the opposite or differential “side” in a single-ended level shifter, one solution is to employ two additional single-stage level shifters 926 and 928. The level shifter 926 accepts a high-side input control from VDa 922 and thus may be implemented like level shifter 500 of
Level shifter input voltage ranges are typically between VDD and common, or between common and VSS, but the level shifters can readily be modified to accept control input over a nearly arbitrary input voltage range. Input circuitry of level shifter 600 of
Although exemplary embodiments are shown, there are many ways to achieve substantially the same result. In particular, the Signal Transmit blocks in
Conclusion
The foregoing description illustrates exemplary implementations, and novel features, of a level shifter with output spike reduction, and of a method of shifting voltage while avoiding output drive spikes. The skilled person will understand that various omissions, substitutions, and changes in the form and details of each of the methods and apparatus illustrated may be made without departing from the scope of such apparatus or method. Because it is impractical to list all embodiments explicitly, it should be understood that each practical combination of features set forth above (or conveyed by the figures) that is suitable for embodying one of the apparatus or methods constitutes a distinct alternative embodiment of such apparatus or method. Moreover, each practical combination of equivalents of such apparatus or method alternatives also constitutes an alternative embodiment of the subject apparatus or method. Therefore, the scope of the presented methods and apparatus should be determined only by reference to the claims that are appended, as they may be amended during pendency of any application for patent. The scope is not limited by features illustrated in the exemplary embodiments set forth herein for the purpose of illustrating inventive concepts, except insofar as such limitation is incorporated in a particular appended claim.
The circuits illustrated and described herein are only exemplary, and should be interpreted as equally describing such alternatives as may be reasonably seen to be analogous by a person of skill in the art, whether by present knowledge common to such skilled persons, or in the future in view of unforeseen but readily-applied alternatives then known to such skilled persons.
All variations coming within the meaning and range of equivalency of the various claim elements are embraced within the scope of the corresponding claim. Each claim set forth below is intended to encompass any system, apparatus or method that differs only insubstantially from the literal language of such claim, but only if such system, apparatus or method is not an embodiment of the prior art. To this end, each element described in each claim should be construed as broadly as possible, and should be understood to encompass any equivalent to such element insofar as possible, except that any construction encompassing the prior art is an unintended and overbroad construction.
This application claims priority under 35 USC 119 to U.S. provisional application No. 61/135,278 filed Jul. 18, 2008 and entitled “Circuits for a Charge Pump with Common Mode Tuning Op Amp”, the entire contents of which are hereby incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
3646361 | Pfiffner | Feb 1972 | A |
3995228 | Pass | Nov 1976 | A |
4158182 | Washburn | Jun 1979 | A |
4316101 | Minner | Feb 1982 | A |
4374357 | Olesin et al. | Feb 1983 | A |
4390798 | Kurafuji | Jun 1983 | A |
RE31749 | Yamashiro | Nov 1984 | E |
4638184 | Kimura | Jan 1987 | A |
4736169 | Weaver et al. | Apr 1988 | A |
4739191 | Puar | Apr 1988 | A |
4746960 | Valeri et al. | May 1988 | A |
4891609 | Eilley | Jan 1990 | A |
5023494 | Tsukii et al. | Jun 1991 | A |
5061907 | Rasmussen | Oct 1991 | A |
5182529 | Chern | Jan 1993 | A |
5208557 | Kersh, III | May 1993 | A |
5274343 | Russell et al. | Dec 1993 | A |
5317181 | Tyson | May 1994 | A |
5446418 | Hara et al. | Aug 1995 | A |
5483195 | Brown | Jan 1996 | A |
5493249 | Manning | Feb 1996 | A |
5528245 | Aker et al. | Jun 1996 | A |
5554892 | Norimatsu | Sep 1996 | A |
5670907 | Gorecki et al. | Sep 1997 | A |
5694308 | Cave | Dec 1997 | A |
5729039 | Beyer et al. | Mar 1998 | A |
5734291 | Tasdighi et al. | Mar 1998 | A |
5793246 | Vest et al. | Aug 1998 | A |
5808505 | Tsukada | Sep 1998 | A |
5812939 | Kohama | Sep 1998 | A |
5818289 | Chevallier et al. | Oct 1998 | A |
5818766 | Song | Oct 1998 | A |
5864328 | Kajimoto | Jan 1999 | A |
5874849 | Marotta et al. | Feb 1999 | A |
5878331 | Yamamoto et al. | Mar 1999 | A |
5892400 | van Saders et al. | Apr 1999 | A |
5917362 | Kohama | Jun 1999 | A |
5945867 | Uda et al. | Aug 1999 | A |
5959335 | Bryant et al. | Sep 1999 | A |
6020781 | Fujioka | Feb 2000 | A |
6064275 | Yamauchi | May 2000 | A |
6064872 | Vice | May 2000 | A |
6081165 | Goldman | Jun 2000 | A |
6087968 | Roza | Jul 2000 | A |
6122185 | Utsunomiya et al. | Sep 2000 | A |
6169444 | Thurber, Jr. | Jan 2001 | B1 |
6188590 | Chang et al. | Feb 2001 | B1 |
6195307 | Umezawa et al. | Feb 2001 | B1 |
RE37124 | Monk et al. | Apr 2001 | E |
6226206 | Maeda | May 2001 | B1 |
6249446 | Shearon et al. | Jun 2001 | B1 |
6297687 | Sugimura | Oct 2001 | B1 |
6308047 | Yamamoto et al. | Oct 2001 | B1 |
6337594 | Hwang | Jan 2002 | B1 |
6400211 | Yokomizo et al. | Jun 2002 | B1 |
6414863 | Bayer et al. | Jul 2002 | B1 |
6429632 | Forbes et al. | Aug 2002 | B1 |
6429723 | Hastings | Aug 2002 | B1 |
6429730 | Houghton et al. | Aug 2002 | B2 |
6452232 | Adan | Sep 2002 | B1 |
6486729 | Imamiya | Nov 2002 | B2 |
6504213 | Ebina | Jan 2003 | B1 |
6537861 | Kroell et al. | Mar 2003 | B1 |
6559689 | Clark | May 2003 | B1 |
6563366 | Kohama | May 2003 | B1 |
6617933 | Ito et al. | Sep 2003 | B2 |
6653697 | Hidaka et al. | Nov 2003 | B2 |
6677641 | Kocon | Jan 2004 | B2 |
6714065 | Komiya et al. | Mar 2004 | B2 |
6717458 | Potanin | Apr 2004 | B1 |
6774704 | Kushnarenko | Aug 2004 | B2 |
6784737 | Martin et al. | Aug 2004 | B2 |
6788130 | Pauletti et al. | Sep 2004 | B2 |
6801076 | Merritt | Oct 2004 | B1 |
6804502 | Burgener et al. | Oct 2004 | B2 |
6816016 | Sander et al. | Nov 2004 | B2 |
6819938 | Sahota | Nov 2004 | B2 |
6871059 | Piro et al. | Mar 2005 | B1 |
6879502 | Yoshida et al. | Apr 2005 | B2 |
6891234 | Connelly et al. | May 2005 | B1 |
6947720 | Razavi et al. | Sep 2005 | B2 |
7023260 | Thorp et al. | Apr 2006 | B2 |
7042245 | Hidaka | May 2006 | B2 |
7109532 | Lee et al. | Sep 2006 | B1 |
7123898 | Burgener et al. | Oct 2006 | B2 |
7161197 | Nakatsuka et al. | Jan 2007 | B2 |
7212788 | Weber et al. | May 2007 | B2 |
7355455 | Hidaka | Apr 2008 | B2 |
7391282 | Nakatsuka et al. | Jun 2008 | B2 |
7460852 | Burgener et al. | Dec 2008 | B2 |
7515882 | Kelcourse et al. | Apr 2009 | B2 |
7546089 | Bellantoni | Jun 2009 | B2 |
7659152 | Gonzalez et al. | Feb 2010 | B2 |
7719343 | Burgener et al. | May 2010 | B2 |
7733156 | Brederlow et al. | Jun 2010 | B2 |
7733157 | Brederlow et al. | Jun 2010 | B2 |
7741869 | Hidaka | Jun 2010 | B2 |
7796969 | Kelly et al. | Sep 2010 | B2 |
7860499 | Burgener et al. | Dec 2010 | B2 |
7910993 | Brindle et al. | Mar 2011 | B2 |
7928759 | Hidaka | Apr 2011 | B2 |
7982265 | Challa et al. | Jul 2011 | B2 |
8138815 | Taddiken et al. | Mar 2012 | B2 |
8378736 | Burgener et al. | Feb 2013 | B2 |
8441299 | Olson et al. | May 2013 | B2 |
8686787 | Swonger | Apr 2014 | B2 |
8816659 | Kim et al. | Aug 2014 | B2 |
20010031518 | Kim et al. | Oct 2001 | A1 |
20020115244 | Park et al. | Aug 2002 | A1 |
20020140412 | Maneatis | Oct 2002 | A1 |
20030034849 | Sanduleanu et al. | Feb 2003 | A1 |
20030141543 | Bryant et al. | Jul 2003 | A1 |
20030201494 | Maeda et al. | Oct 2003 | A1 |
20040061130 | Morizuka | Apr 2004 | A1 |
20040129975 | Koh et al. | Jul 2004 | A1 |
20040204013 | Ma et al. | Oct 2004 | A1 |
20050052220 | Burgener et al. | Mar 2005 | A1 |
20050077564 | Forbes | Apr 2005 | A1 |
20050121699 | Chen et al. | Jun 2005 | A1 |
20060194558 | Kelly | Aug 2006 | A1 |
20060284670 | Eid et al. | Dec 2006 | A1 |
20070045697 | Cheng et al. | Mar 2007 | A1 |
20070146064 | Morie et al. | Jun 2007 | A1 |
20070279120 | Brederlow et al. | Dec 2007 | A1 |
20080007980 | Fujiwara | Jan 2008 | A1 |
20080030237 | Danioni et al. | Feb 2008 | A1 |
20080076371 | Dribinsky et al. | Mar 2008 | A1 |
20080272845 | Willassen et al. | Nov 2008 | A1 |
20110156819 | Kim et al. | Jun 2011 | A1 |
20110163779 | Hidaka | Jul 2011 | A1 |
20120038344 | Kim et al. | Feb 2012 | A1 |
20140055194 | Burgener et al. | Feb 2014 | A1 |
20150002195 | Englekirk et al. | Jan 2015 | A1 |
20150002214 | Englekirk et al. | Jan 2015 | A1 |
20150084610 | Kim et al. | Mar 2015 | A1 |
Number | Date | Country |
---|---|---|
102005039138 | Feb 2007 | DE |
0622901 | Nov 1994 | EP |
A-0 938 094 | Aug 1999 | EP |
2421132 | Feb 2012 | EP |
1664966 | Jul 2014 | EP |
55-75348 | Jun 1980 | JP |
04-34980 | Feb 1992 | JP |
04-334105 | Nov 1992 | JP |
06-314985 | Nov 1994 | JP |
06-334506 | Dec 1994 | JP |
08-307305 | Nov 1996 | JP |
09-200021 | Jul 1997 | JP |
10-93471 | Apr 1998 | JP |
10-242477 | Sep 1998 | JP |
10-242829 | Sep 1998 | JP |
10-344247 | Dec 1998 | JP |
11-136111 | May 1999 | JP |
2000166220 | Jun 2000 | JP |
2001-051758 | Feb 2001 | JP |
2001-119281 | Apr 2001 | JP |
2004-147175 | May 2004 | JP |
2006-352326 | Dec 2006 | JP |
5675529 | Jan 2015 | JP |
WO2010008586 | Jan 2010 | WO |
Entry |
---|
Englund, Terry Lee, Office Action received from the USPTO dated Apr. 20, 2012 for related U.S. Appl. No. 12/799,583, 20 pgs. |
Englund, Terry Lee, Notice of Allowance received from the USPTO dated Jul. 5, 2012 for related U.S. Appl. No. 12/799,583, 8 pgs. |
Peregrine Semiconductor Corporation, Response filed in the EPO dated May 15, 2012 for related appln. No. 10011669.8, 19 pgs. |
Wang, Chi-Chang, et al., “Efficiency Improvement in Charge Pump Circuits”, IEEE Journal of Solid-State Circuits, vol. 32, No. 6, Jun. 1997, pp. 852-860. |
Yamamoto, Kazuya, et al., “A 2.2-V Operation, 2.4-GHz Single-Chip GaAs MMIC Transceiver for Wireless Applications”, IEEE Journal of Solid-State Circuits, vol. 34, No. 4, Apr. 1999, pp. 502-512. |
Hiramoto, Toshiro, et al., “Low Power and Low Voltage MOSFETs with Variable Threshold Voltage Controlled by Back-Bias”, IEICE Trans. Electron, vol. E83-C, No. 2, Feb. 2000, pp. 161-169. |
Su, Pin, et al., “On the Body-Source Built-In Potential Lowering of SOI MOSFETs”, IEEE Electron Device Letters, vol. 24, No. 2, Feb. 2003, pp. 90-92. |
Yang, Min, “Sub-100nm Vertical MOSFET's with Si1-x-y GexCy Source/Drains”, a dissertation presented to the faculty of Princeton University, Jun. 2000, 272 pgs. |
Ytterdal, T., et al., “MOSFET Device Physics and Operation”, Device Modeling for Analog and RF CMOS Circuit Design, 2003 John Wiley & Sons, Ltd., 46 pgs. |
Kim, et al., Amendment—Response to Restriction filed in the USPTO dated Apr. 15, 2013 for related U.S. Appl. No. 13/054,781, 5 pgs. |
Young, Lee W., International Search Report and Written Opinion received from USRO dated Mar. 14, 2011 for related appln. No. PCT/US2009/004149, 25 pages. |
Peregrine Semiconductor Corporation, photocopy of an Article 19 Amendment Under Section 205(b) and Rule 46.5(b) PCT and clean copy of claims for related appln. No. PCT/US2009/004149 dated May 13, 2011, 17 pages. |
European Patent Office, photocopy of Communication Pursuant to Rules 161(2) and 162 EPC received from the EPO for related appln. No. 09798318.3 dated May 19, 2011, 2 pgs. |
Sircus, Brian, Notification of Transmittal of International Preliminary Report on Patentability dated Aug. 10, 2011 for related application No. PCT/US2009/04149, 17 pgs. |
European Patent Office, Invitation pursuant to Rule 63(1) EPC dated Aug. 19, 2011 for related appln. No. 11154275.9, 3 pgs. |
Fedi, Giulio, Extended Search Report received from the EPO dated Mar. 5, 2012 for related appln. No. 11154277.5, 8 pgs. |
Adams, W.J., et al., “OTA Extended Adjustment Range and Linearization Via Programmable Current Mirrors”, Circuits and Systems, 1991, Proceedings of the 34th Midwest Symposium on Monterey, CA, USA 14-17, May 1991. |
Bogdan, Pankiewicz, et al., “A Field Programmable Analog Array for CMOS Continuous-Time OTA-C Filter Applications”, IEEE Journal of Solid-State Circuits, IEEE Service Center, Piscataway, NJ, USA, vol. 37, No. 2, Feb. 1, 2002. |
Jader, et al., “A Linearly Tunable Low-Voltage CMOS Transconductor with Improved Common-Mode Stability and Its Application to gm-C Filters”, IEEE Transactions on Circuits and Systems II: Analog and Digitalsignal Processing/ISSN 1057-7130, Institute of Electrical and Electronics Engineers Inc., vol. 48, No. 7, Jul. 1, 2001. |
Peregrine Semiconductor Corporation, Response filed in the EPO dated Oct. 2, 2012 for related appln. No. 11154277.5, 14 pgs. |
Nguyen, Hieu P., Office Action received from the USPTO dated Nov. 14, 2012 for related U.S. Appl. No. 13/054,781, 5 pgs. |
Kim, et al., Amendment—Response to Restriction Requirement filed in the USPTO dated Apr. 15, 2013 for related U.S. Appl. No. 13/054,781, 5 pgs. |
Nguyen, Hieu P., Office Action received from the USPTO dated Jun. 11, 2013 for related U.S. Appl. No. 13/054,781, 45 pgs. |
Tokuda, Kenji, Office Action and English translation received from the JPO dated Jul. 13, 2013 for related appln. No. 2011-518737, 10 pgs. |
Peregrine Semiconductor Corporation, Response filed in the EPO dated Oct. 11, 2011 for related appln. No. 11154275.9 4 pgs. |
Kim, et al., Response filed in the USPTO dated Oct. 11, 2013 for related U.S. Appl. No. 13/054,781, 13 pgs. |
Meulemans, Bart, Extended Search Report received from the EPO dated Oct. 22, 2013 for related appln. No. 11154275.9, 6 pgs. |
European Patent Office, Communication pursuant to Rule 69 EPC received from the EPO dated Nov. 25, 2013 for related appln. No. 11154275.9, 2 pgs. |
Meulemans, Bart, Extended Search Report received from the EPO dated Jan. 22, 2014 for related appln. No. 09798318.3 6 pgs. |
Moon, et al., “Design of a Low-Distortion 22-kHz Fifth-Order Bessel Filter”, IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993, pp. 1254-1263. |
European Patent Office, Communication pursuant to Rules 70(2) and 70a(2) EPC received from the EPO dated Feb. 14, 2014 for related appln. No. 09798318.3, 1 pg. |
Nguyen, Hieu P., Notice of Allowance received from the USPTO dated Mar. 13, 2014 for related U.S. Appl. No. 13/054,781, 19 pgs. |
Peregrine Semiconductor Corporation, Amendment filed in the EPO dated May 9, 2014 for related appln. No. 11154275.9, 4 pgs. |
Chapman, Philip, “Declaration in Accordance with 37 CFR 1.56 and 1.68”, dated Jun. 13, 2014 regarding U.S. Appl. No. 12/460,442, executed on Jun. 13, 2014, being filed herewith, 3 pgs. |
Exhibit A, Sales Order Acknowledgment No. 100434 dated Jun. 22, 2007 from Peregrine Semiconductor Corporation to Motorola Inc., 1 pg. |
Exhibit B, Sales Order Acknowledgment No. 100142 dated Mar. 30, 2007 from Peregrine Semiconductor Corporation to Motorola Inc., 1 pg. |
Exhibit C, Peregrine Semiconductor Corporation's detailed Shipment Log of Peregrine's PE42510 and PE42650 parts from year 2006 through 2009, 21 pgs. |
Exhibit D, “PE42510/42650 Production Tapeout Readiness Review”, Mark Englekirk, Peregrine Semiconductor Corporation, Doc. No. 31/0189 Rev. 01, Oct. 30, 2007, 24 pgs. |
Chapman, Philip, “Declaration in Accordance with 37 CFR 1.56 and 1.68”, dated Jun. 13, 2014 regarding related U.S. Appl. No. 13/054,781, executed on Jun. 13, 2014, 3 pgs. |
Imbernon, L., Decision to Grant a European patent pursuant to Article 97(1) EPC received from the EPO dated Jul. 3, 2014 for related appln. No. 04816848.8, 2 pgs. |
Peregrine Semiconductor Corporation, Response filed in the EPO dated Aug. 19, 2014 for related appln. No. 09798318.3, 20 pgs. |
European Patent Office, Examination as to Formal Requirements Invitation to Remedy Deficiencies received from the EPO dated Oct. 1, 2014 for appln. No. 14178741.6, 1 pg. |
Wells, Kenneth B., Office Action received from the USPTO dated Oct. 20, 2014 for U.S. Appl. No. 14/230,945, 5 pgs. |
Nguyen, Hieu P., Notice of Allowance received from the USPTO dated Nov. 13, 2014 for U.S. Appl. No. 13/054,781, 13 pgs. |
Englekirk, Robert Mark, Response filed in the USPTO dated Nov. 13, 2014 for U.S. Appl. No. 13/933,006, 12 pgs. |
Nguyen, Hiey P., Notice of Allowance received from the USPTO dated Jul. 8, 2014 for related U.S. Appl. No. 13/054,781, 61 pgs. |
Englekirk, Robert Mark, Response filed in the USPTO dated Aug. 25, 2014 for related U.S. Appl. No. 13/932,996, 14 pgs. |
Englund, Terry Lee, Final Office Action received from the USPTO dated Sep. 18, 2014 for related U.S. Appl. No. 13/796,780, 25 pgs. |
Swonger, James, Response filed in the USPTO dated Dec. 18, 2014 for U.S. Appl. No. 14/230,945, 6 pgs. |
Burgener, et al., Response After Final Office Action filed in the USPTO dated Dec. 18, 2014 for U.S. Appl. No. 13/769,780, 21 pgs. |
Englund, Terry Lee, Advisory Action received from the USPTO dated Jan. 6, 2015 for U.S. Appl. No. 13/769,780, 12 pgs. |
Englund, Terry Lee, Final Office Action received from the USPTO dated Jan. 20, 2015 for U.S. Appl. No. 13/932,996, 65 pgs. |
Wells, Kenneth B., Office Action received from the USPTO dated Jan. 20, 2015 for U.S. Appl. No. 14/230,945, 13 pgs. |
Hiltunen, Thomas J., Final Office Action received from the USPTO dated Jan. 23, 2015 for U.S. Appl. No. 13/933,006, 68 pgs. |
Kim, et al., Comments on Examiner's Statement of Reasons for Allowance filed in the USPTO dated Feb. 13, 2015 for U.S. Appl. No. 13/054,781, 3 pgs. |
Imbernon, Lisa, Extended Search Report received from the EPO dated Jan. 8, 2015 for appln. No. 14178741.6, 6 pgs. |
Matsumoto, Yasunori, English translation of Final Office Action received from the JPO dated Feb. 10, 2015 for appln. No. 2012-243547, 2 pgs. |
Englekirk, Robert Mark, Response to Final Pre-RCE Office Action filed in the USPTO dated Mar. 20, 2015 for U.S. Appl. No. 13/932,996, 14 pgs. |
Englekirk, Robert Mark, Response After Final Office Action filed in the USPTO dated Mar. 23, 2015 for U.S. Appl. No. 13/933,006, 16 pgs. |
Hiltunen, Thomas J., Final Office Action received from the USPTO dated Apr. 2, 2015 for U.S. Appl. No. 13/933,006, 20 pgs. |
Number | Date | Country | |
---|---|---|---|
20100033226 A1 | Feb 2010 | US |
Number | Date | Country | |
---|---|---|---|
61135278 | Jul 2008 | US |