This application is the U.S. national phase, under 35 U.S.C. §371, of International Application No. PCT/IB2009/055362, filed 26 Nov. 2009, which claims priority to South Africa Application No. 2008/10604, filed 15 Dec. 2008; and IB Application No. PCT/IB2009/050194, filed 20 Jan. 2009, the entire contents of each of which are hereby incorporated herein by reference.
This invention relates to optoelectronic devices and more particularly to a light emitting device fabricated from an indirect bandgap semiconductor material and to a method of generating light.
Avalanche electroluminescent light emission in single crystal indirect bandgap semiconductors (e.g. silicon) is generated by the interaction between mobile hot carriers (e.g. recombination of electrons and holes) and lattice phonons in reverse biased pn junctions.
In conventional reversed biased n+p junctions in silicon devices, carriers experience impact ionization over a short distance only in the depletion region. A low electric field at the end of the p side remote from the junction means that hot or energetic carriers are only present at the n+ side of the depletion region and that holes leaving the depletion region at the opposite side thereof will be low energy carriers. If the carrier recombination rate is proportional to the product p*n of the hole p and the electron n concentrations, carrier recombination will occur in a short region of the depletion region only. These features and parameters, together with the fact that in the known devices a major part of the sidewalls of the depletion region is bordered by bulk semiconductor material, contribute to an internal quantum efficiency, which is not satisfactory.
Accordingly it is an object of the present invention to provide an alternative light emitting device and an alternative method of generating light with which the applicant believes the aforementioned disadvantages may at least be alleviated or which may provide useful alternatives for the known devices and methods.
According to the invention there is provided a light emitting device comprising:
The first and third doping concentrations may be higher than the second doping concentration.
The second body may wholly encircle or circumscribe the junction and at least part of the second region of the first body. In a preferred form of the invention, the whole of the first body is encapsulated by the second body.
The semiconductor material may be an indirect bandgap semiconductor material. Preferably the material comprises silicon.
The insulating material may comprise silicon dioxide.
The first doping kind may be n and the second doping kind may be p. In other embodiments the first doping kind may be p and the second doping kind may be n.
The terminal arrangement may be connected to the first region of the first body and the third region of the first body only.
The device may have a lateral layout with the first, second and third regions of the first body laterally in line and all adjacent a light emitting wall of the device.
According to another aspect of the invention there is provided a method of generating light comprising the steps of:
The junction may be reverse biased by applying a biasing voltage to the first region of the first body and the third region of the first body only.
The invention will now further be described, by way of example only, with reference to the accompanying diagrams wherein:
a) to (d) are diagrams illustrating various features and parameters of a conventional n+p silicon junction in avalanche; and
a) to (d) are corresponding diagrams for a device according to the invention.
A light emitting device fabricated from a semiconductor material, preferably an indirect bandgap semiconductor material, such as Si, Ge and Si—Ge, is generally designated by the reference numeral 10 in
The device comprises a first body 12 of the indirect bandgap semiconductor material, in this case single crystal or monolithic Si. The first body may have any suitable shape in transverse cross section, such as circular or rectangular. In the embodiment shown in
The first doping kind is n and the second doping kind is p. The first doping concentration and the third doping concentration are preferably higher than the second doping concentration. In other embodiments, opposite doping kinds may be used.
As shown in
At least two, preferably more than two of top wall 14, bottom wall 16, and sidewalls 32 of at least the second region 12.2 are bordered or terminated by a second body 22 of a translucent, preferably transparent, isolation material, such as silicon dioxide, located immediately adjacent the relevant wall(s). In a preferred embodiment, as shown in
Suitable electrical contacts 28.1 and 28.2 of a terminal arrangement 28 are connected to the first region 12.1 and third region 12.3, respectively. No contact is required to the second region 12.2. In use, the junction 18 is reverse biased into a light generating breakdown mode which may be avalanche or field emission mode or a combination of both. However, the device is configured such that a depletion region associated with the junction 18 traverses or extends through the second region 12.2 and reaches the third region 12.3, before the junction 18 enters the breakdown mode.
In
In the embodiment in
In the embodiment shown in
The second body 22 confines carriers moving through the second region 12.12, such that all carriers moving through junction 18 will be confined to region 12.2, with carrier recombination in region 12.2 and carriers not recombining, eventually reaching the third region 12.3.
Referring now to a conventional or prior art n+p junction silicon device 110 shown in
a) depicts the electric field profile in the junction depletion region 116 at breakdown.
c) shows the carrier concentration profiles in the depletion region 116, and
It is believed that with the device 10 according to the invention shown in
Referring now to
In the reach through mode, the electric field (see
This reach through device 10 ensures that the carriers traversing the depletion region 18.1 remain “hot” (high energy carriers) throughout the entire depletion region, up to the point where they leave the depletion region. Furthermore, avalanche impact ionization events are expected to take place throughout substantially the entire depletion region 18.1.
Another advantage of this type of reach through device 10 is that the carriers move at the carrier saturation velocity through the entire depletion region 18.1, due to the high electric field throughout the depletion region 18.1. This is expected to make the reach through device carrier transit time less than that of the conventional diode, and thus increase the switching speed of the light generation process.
In
d) depicts the carrier concentration product n*p. It is evident that the carrier concentration product p*n is significantly higher for most regions in the depletion region 18.1 when compared to the conventional device 110. If an integral of the p*n product is taken over the whole length of the depletion region, a significant higher integrated p*n product is achieved compared to the conventional n+p device. Hence, one may expect a higher radiative carrier recombination rate in the reach through device 10 at the same current density and breakdown voltage compared to the conventional device.
The reach through device 10 may have a faster switching speed and may provide the ability to adjust the breakdown voltage to lower or higher values by varying the distance between the n+ and p regions. Decreasing the n+ to p+ distance reduces the breakdown voltage.
Number | Date | Country | Kind |
---|---|---|---|
2008/10604 | Dec 2008 | ZA | national |
PCT/IB2009/050194 | Jan 2009 | WO | international |
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/IB2009/055362 | 11/26/2009 | WO | 00 | 9/23/2011 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2010/070509 | 6/24/2010 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
5994720 | Snyman et al. | Nov 1999 | A |
6111271 | Snyman et al. | Aug 2000 | A |
7187023 | Yoshihara | Mar 2007 | B2 |
7214971 | Niigaki et al. | May 2007 | B2 |
7728340 | Unno et al. | Jun 2010 | B2 |
7732301 | Pinnington et al. | Jun 2010 | B1 |
8154037 | Kadotani et al. | Apr 2012 | B2 |
8217417 | Pan et al. | Jul 2012 | B2 |
8242548 | Takizawa | Aug 2012 | B2 |
8362679 | Du Plessis | Jan 2013 | B2 |
8395226 | Du Plessis et al. | Mar 2013 | B2 |
20070145394 | Shimizu et al. | Jun 2007 | A1 |
20110031893 | Snyman et al. | Feb 2011 | A1 |
20110042701 | Du Plessis et al. | Feb 2011 | A1 |
20110068716 | Snyman et al. | Mar 2011 | A1 |
20120009709 | Du Plessis | Jan 2012 | A1 |
20130026534 | Venter | Jan 2013 | A1 |
Number | Date | Country |
---|---|---|
WO 02097894 | Dec 2002 | WO |
2009093170 | Jul 2009 | WO |
Entry |
---|
International Search Report for PCT/IB2009/055362, mailed Apr. 7, 2010. |
Internationai Preliminary Report on Patentability for PCT/IB2009/055362, dated Oct. 13, 2010. |
Balucani, M. et al., “Characterization if silicon LEDs integrated with oxidized porous silicon SOI”, Microelectronic Engineering, vol. 36, No. 1-4, (Jun. 1, 1997), pp. 115-118. |
Du Plessis, M. et al., “Two- and Multi-terminal CMOS/BiCMOS Si LED's”, Optical Materials, vol. 27, No. 5, (Feb. 1, 2005), pp. 1059-1063. |
Hoang, T. et al., “Strong Efficiency Improvement of SOI-LEDs Through Carrier Confinement”, IEEE Electron Device Letters, vol. 28, No. 5, (May 1, 2007), pp. 383-385. |
Hoang, T. et al., “SOI-LEDs with Carrier Confinement” Materials Science, vol. 590, (Aug. 2008), pp. 101-116. |
Snyman, L.W. et al.., “Higher Efficiency Silicon CMOS Light Emitting Devices Using Current Density and Carrier Injection Techniques”, Proceedings of the SPIE—The International Society for Optical Engineering, vol. 5730, (Mar. 14, 2005), pp. 59-72. |
Aharoni, H. et al., “A Dependency of Quantum Efficiency of Silicon CMOS n+pp+ LEDs on Current Density”, IEEE Photonics Technology Letters, vol. 17, No. 10, (Oct. 1, 2005), pp. 2041-2043. |
U.S. Appl. No. 13/810,809 (Du Plessis et al.), filed Apr. 1, 2013. |
U.S. Appl. No. 13/574,333 (Venter, Petrus Johannes), filed Jul. 20, 2012. |
U.S. Appl. No. 13/161,113 (Du Plessis), filed Jun. 15, 2011. |
U.S. Appl. No. 12/865,609 (Snyman et al.), filed Jul. 30, 2010. |
U.S. Appl. No. 12/863,743 (Snyman et al.), filed Jul. 20, 2010. |
U.S. Appl. No. 12/740,597 (Du Plessis et al.), filed Oct. 20, 2010. |
English language translation of Japanese Patent Office Action Patent in corresponding Japanese Patent Application No. 2011-540278, Drafting Date Oct. 18, 2013 (Dispatch date: Oct. 24, 2013). |
Number | Date | Country | |
---|---|---|---|
20120001681 A1 | Jan 2012 | US |