The present application claims the priority benefit of Taiwan application serial no. 98136410, filed on Oct. 28, 2009, and Taiwan application serial no. 98138314, filed on Nov. 11, 2009, the contents of which are hereby incorporated by reference herein in their entireties.
1. Field of the Invention
The present invention relates to a light-emitting diode (LED) driving circuit. More particularly, the present invention relates to an LED driving circuit for driving a plurality of lightbars each including a plurality of LEDs coupled in series.
2. Description of the Prior Art
The LED driving circuits 1 and 2 employ the LED controller 12 and 22 which are specific-purpose integrated circuits (ICs). However, a commercially available LED controller IC supports a fixed number of lightbars. It may be necessary to employ a plurality of LED controller ICs to drive the lightbars as the number of the lightbars increases. The number of the transistors M1-Mm and the resistors R1-Rm employed in the LED driving circuit 2 will increase as the number of the lightbars increases. Therefore, as the number of the lightbars increases, the conventional LED driving circuits become more complex and expensive to design and manufacture.
It is therefore an object of the present invention to provide an LED driving circuit employing a simple driving structure with reduced components and without using a specific-purpose LED controller IC.
The present invention provides an LED driving circuit for driving a plurality of first lightbars and a plurality of second lightbars. Each of the first and the second lightbars includes a plurality of LEDs coupled in series. Each of the first and the second lightbars has a first terminal coupled to receive a direct-current (DC) voltage and a second terminal. The LED driving circuit includes a first current mirror, a second current mirror and a control circuit. The first current mirror coupled to the second terminals of the first lightbars balances current among the first lightbars when the first current mirror is enabled, and causes current of the first lightbars to become zero when the first current mirror is disabled. The second current mirror coupled to the second terminals of the second lightbars balances current among the second lightbars when the second current mirror is enabled, and causes current of the second lightbars to become zero when the second current mirror is disabled. The control circuit coupled to the first and the second current mirrors, during a first period, disables the second current mirror and adjusts the duration of enabling the first current mirror according to a dimming signal; and, during a second period, disables the first current mirror and adjusts the duration of enabling the second current mirror according to the dimming signal. The first and the second periods are repeated alternatively.
The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
The LED driving circuit 3 includes a first current mirror 31, a second current mirror 32 and a control circuit 33. The first current mirror 31 is coupled to the second terminals of the first lightbars LB11-LB1m. The first current mirror 31 is adapted to balance current among the first lightbars LB11-LB1m when the first current mirror 31 is enabled, and cause current of the first lightbars LB11-LB1m to become zero when the first current mirror 31 is disabled. The second current mirror 32 is coupled to the second terminals of the second lightbars LB21-LB2m. The second current mirror 32 is adapted to balance current among the second lightbars LB21-LB2m when the second current mirror 32 is enabled, and cause current of the second lightbars LB21-LB2m to become zero when the second current mirror 32 is disabled. The control circuit 33 is coupled to the first current mirror 31 and the second current mirror 32. During a first period, the control circuit 33 disables the second current mirror 32 and adjusts the duration of enabling the first current mirror 31 according to a dimming signal Vdim. During a second period, the control circuit 33 disables the first current mirror 31 and adjusts the duration of enabling the second current mirror 32 according to the dimming signal Vdim. The first and the second periods are repeated alternatively.
The control circuit 43 includes a controller U1, a first switch M1, a first current detector Rd1, a second switch M2 and a second current detector Rd2. The controller U1 outputs a first pulse-width modulation (PWM) signal Vpwm1 and a second PWM signal Vpwm2. A duty cycle of the first PWM signal Vpwm1 is determined by the dimming signal Vdim and the total current I31 of the first lightbars LB11-LB1m, and a duty cycle of the second PWM signal Vpwm2 is determined by the dimming signal Vdim and the total current I32 of the second lightbars LB21-LB2m. The first switch M1 has a first terminal coupled to the second terminals of the first transistors Q11-Q1m, a second terminal and a control terminal coupled to receive the first PWM signal Vpwm1. The first current detector Rd1 has a first terminal coupled to the second terminal of the first switch M1 and the controller U1 and a second terminal coupled to a ground. The first current detector Rd1 detects the total current I31 of the first lightbars LB11-LB1m. The second switch M2 has a first terminal coupled to the second terminals of the second transistors Q21-Q2m, a second terminal and a control terminal coupled to receive the second PWM signal Vpwm2. The second current detector Rd2 has a first terminal coupled to the second terminal of the second switch M2 and the controller U1 and a second terminal coupled to the ground. The second current detector Rd2 detects the total current I32 of the second lightbars LB21-LB2m.
In this embodiment, the controller U1 is a general-purpose PWM controller IC such as TL494 or OZ9938. The controller U1 has a dimming terminal DIM, output terminals G1 and G2 and a current sensing terminal IS. The controller U1 receives the dimming signal Vdim from the dimming terminal DIM, obtains the detection result of the total current I31 of the first lightbars LB11-LB1m and the total current I32 of the second lightbars LB21-LB2m from the current sensing terminal IS, and outputs the first PWM signal Vpwm1 and the second PWM signal Vpwm2 from the output terminals G1 and G2. The first transistors Q11-Q1m and the second transistors Q21-Q2m are N-channel field-effect transistors (FETs). The first switch M1 and the second switch M2 are implemented by N-channel FETs. The first current detector Rd1 and the second current detector Rd2 are implemented by resistors. In an alternative embodiment, the first transistors Q11-Q1m and the second transistors Q21-Q2m are NPN bipolar junction transistors (BJTs), and the first switch M1 and the second switch M2 are implemented by NPN BJTs.
During a first period T1, the second PWM signal Vpwm2 remains always at low level and controls the second switch M2 to be open to disable the second current mirror 42, then the disabled second current mirror 42 controls the second lightbars LB21-LB2m to be turned off. The first PWM signal Vpwm1 is at high level except in the interval from j×2T to (j×2T+Td), where j is a non-negative integer. The first PWM signal Vpwm1 at high level of a duration Ton1 controls the first switch M1 to be closed to enable the first current mirror 41, then the enabled first current mirror 41 controls the first lightbars LB11-LB1m to be turned on and balances currents I11-I1m of the first lightbars LB11-LB1m. The first PWM signal Vpwm1 at low level of a duration Td controls the first switch M1 to be open to disable the first current mirror 41, then the disabled first current mirror 41 controls the first lightbars LB11-LB1m to be turned off. The duty cycle the first PWM signal Vpwm1, Ton1/2T, will be adjusted by the controller U1 according to the dimming signal Vdim and the total current I31 of the first lightbars LB11-LB1m; that is, the duration of enabling the first current mirror 41 or the duration of the first PWM signal Vpwm1 at high level, Ton1, will be adjusted.
During a second period T2, the first PWM signal Vpwm1 remains always at low level and controls the first switch M1 to be open to disable the first current mirror 41, then the disabled first current mirror 41 controls the first lightbars LB11-LB1m to be turned off. The second PWM signal Vpwm2 is at high level except in the interval from (2j+1)×T to ((2j+1)×T+Td). The second PWM signal Vpwm2 at high level of a duration Ton2 controls the second switch M2 to be closed to enable the second current mirror 42, then the enabled second current mirror 42 controls the second lightbars LB21-LB2m to be turned on and balances currents I21-I2m of the second lightbars LB21-LB2m. The second PWM signal Vpwm2 at low level of a duration Td controls the second switch M2 to be open to disable the second current mirror 42, then the disabled second current mirror 42 controls the second lightbars LB21-LB2m to be turned off. The duty cycle the second PWM signal Vpwm2, Ton2/2T, will be adjusted by the controller U1 according to the dimming signal Vdim and the total current I32 of the second lightbars LB21-LB2m; that is, the duration of enabling the second current mirror 42 or the duration of the second PWM signal Vpwm2 at high level, Ton2, will be adjusted.
In this embodiment, the dimming signal Vdim is a DC signal whose magnitude influences the duty cycles the first PWM signal Vpwm1 and the second PWM signal Vpwm2. In alternative embodiment, the dimming signal Vdim is a PWM signal whose duty cycle influences the duty cycles the first PWM signal Vpwm1 and the second PWM signal Vpwm2.
The control circuit 63 includes a controller U1, a first switch unit SW1 and a second switch unit SW2. The controller U1 outputs a first PWM signal Vpwm1 and a second PWM signal Vpwm2. Duty cycles of the first PWM signal Vpwm1 and the second PWM signal Vpwm2 are determined by the dimming signal Vdim. The first switch unit SW1 has a first terminal coupled to the control terminal of the second transistor Q2, a second terminal coupled to the ground and a control terminal coupled to receive the first PWM signal Vpwm1. The second switch unit SW2 has a first terminal coupled to the control terminal of the fourth transistor Q4, a second terminal coupled to the ground and a control terminal coupled to receive the second PWM signal Vpwm2.
When a short protection mechanism is introduced, the control circuit further 63 further includes a short protection circuit (not shown), a third switch unit SW3 and a fourth switch unit SW4. The short protection circuit coupled to the second terminals of the first lightbars LB11-LB1m and the second lightbars LB21-LB2m outputs a short signal Vshort. The short signal Vshort is valid when a voltage at the second terminal of one of the first lightbars LB11-LB1m and the second lightbars LB21-LB2m is larger than a threshold voltage; otherwise, the short signal Vshort is invalid when a voltage at the second terminal of one of the first lightbars LB11-LB1m and the second lightbars LB21-LB2m is smaller than the threshold voltage. The third switch unit SW3 has a first terminal coupled to receive the first PWM signal Vpwm1, a second terminal coupled to the control terminal of the first switch unit SW1 and a control terminal coupled to receive the short signal Vshort. The third switch unit SW3 is open when the short signal Vshort is valid and closed when the short signal Vshort, is invalid. The first switch unit SW1 is open or closed according to the first PWM signal Vpwm1 when the third switch unit SW3 is closed, and the first switch unit SW1 is closed when the third switch unit SW3 is open. The fourth switch unit SW4 has a first terminal coupled to receive the second PWM signal Vpwm2, a second terminal coupled to the control terminal of the second switch unit SW2 and a control terminal coupled to receive the short signal Vshort. The fourth switch unit SW4 is open when the short signal Vshort is valid and closed when the short signal Vshort is invalid. The second switch unit SW2 is open or closed according to the second PWM signal Vpwm2 when the fourth switch unit SW4 is closed, and the second switch unit SW2 is closed when the fourth switch unit SW4 is open.
The control circuit 73 includes a controller U1, a first switch M1, a second switch M2, a first switch unit SW1 and a second switch unit SW2. The controller U1 outputs a first PWM signal Vpwm1 and a second PWM signal Vpwm2. Duty cycles of the first PWM signal Vpwm1 and the second PWM signal Vpwm2 are determined by the dimming signal Vdim. The first switch M1 has a first terminal coupled to the second terminals of the first transistors Q11-Q1m and the second transistor Q2, a second terminal coupled to a ground and a control terminal coupled to receive the first PWM signal Vpwm1. The second switch M2 has a first terminal coupled to the second terminals of the third transistors Q31-Q3m and the fourth transistor Q4, a second terminal coupled to the ground and a control terminal coupled to receive the second PWM signal Vpwm2. The first switch unit SW1 has a first terminal coupled to the control terminal of the second transistor Q2, a second terminal coupled to the ground and a control terminal coupled to receive a third PWM signal Vpwm3. The second switch unit SW2 has a first terminal coupled to the control terminal of the fourth transistor Q4, a second terminal coupled to the ground and a control terminal coupled to receive the third PWM signal Vpwm3.
When a short protection mechanism is introduced, the control circuit further 73 further includes a short protection circuit (not shown), a third switch unit SW3 and a fourth switch unit SW4. The short protection circuit is described above. The third switch unit SW3 has a first terminal coupled to receive the third PWM signal Vpwm3, a second terminal coupled to the control terminal of the first switch unit SW1 and a control terminal coupled to receive the short signal Vshort. The third switch unit SW3 is open when the short signal Vshort is valid and closed when the short signal Vshort is invalid. The first switch unit SW1 is open or closed according to the third PWM signal Vpwm3 when the third switch unit SW3 is closed, and the first switch unit SW1 is closed when the third switch unit SW3 is open. The fourth switch unit SW4 has a first terminal coupled to receive the third PWM signal Vpwm3, a second terminal coupled to the control terminal of the second switch unit SW2 and a control terminal coupled to receive the short signal Vshort. The fourth switch unit SW4 is open when the short signal Vshort is valid and closed when the short signal Vshort is invalid. The second switch unit SW2 is open or closed according to the third PWM signal Vpwm3 when the fourth switch unit SW4 is closed, and the second switch unit SW2 is closed when the fourth switch unit SW4 is open.
In summary, the LED driving circuit of the present invention divides all lightbars into the first lightbars and the second lightbars for time division control, and only the first lightbars or the second lightbars are driven in each period. For example, only the first lightbars are driven in the first period, and only the second lightbars are driven in the second period. It reduces the amount of current provided by the DC/DC converter for driving the lightbars in each period; hence, the DC/DC converter can reduce voltage ripple therein and employ smaller value filter capacitor at its output to reduce its cost. In addition, the LED driving circuit of the present invention employs a simple driving structure with reduced components and without using a specific-purpose LED controller IC to reduce its cost.
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Number | Date | Country | Kind |
---|---|---|---|
098136410 | Oct 2009 | TW | national |
098138314 | Nov 2009 | TW | national |