The present invention relates to a light emitting element.
Semiconductor light emitting elements such as light emitting diodes are utilized in various applications. Depending on the application, more stringent brightness requirements are being requested for a light emitting element. Although raising the drive current is the simplest way to increase the brightness, driving a light emitting element at higher currents can induce a phenomenon known as efficiency droop, which in turn reduces the emission efficiency.
Japanese Patent Publication No. 2017-045798 discloses a background technology that can reduce the droop phenomenon. This patent publication discloses a technique to improve the semiconductor layer structure of a semiconductor light emitting element to thereby increase the emission efficiency of the light emitting element.
In recent years, however, there has been a need for a light emitting element having even higher emission efficiency when driven at higher currents. One object of the present invention is to provide a light emitting element that demonstrates high emission efficiency when driven at higher currents.
According to one embodiment, a light emitting element includes an n-side semiconductor layer made of a nitride semiconductor, a p-side semiconductor layer made of a nitride semiconductor, and an active layer disposed between the n-side semiconductor layer and the p-side semiconductor layer and having a multi-quantum well structure alternately stacking a plurality of nitride semiconductor well layers and a plurality of nitride semiconductor barrier layers, wherein the light emitting element has, between any one of the plurality of well layers and the barrier layer disposed adjacent thereto on the p-side semiconductor layer side, a first layer having a larger band gap and a lower thickness than that of any well layer, and a second layer having a smaller band gap than the first layer and any barrier layer and a lower thickness than any well layer, which are disposed successively from the well layer.
The light emitting element according to the embodiment of the present invention can increase the emission efficiency when driven at higher currents.
Certain embodiments of the present invention will be explained below based on the drawings.
As shown in
The n-side semiconductor layer 104 is disposed on the substrate 102. The n-side semiconductor layer 104 is a nitride semiconductor. For the n-side semiconductor layer 104, for example, an n-type nitride semiconductor can be used. As one example, an Si-added GaN layer can be formed. A buffer layer may further be formed between the n-side semiconductor layer 104 and the substrate 102. For the buffer layer, a nitride semiconductor, such as GaN, AlGaN or the like, can be used. The active layer 106 is disposed on the n-side semiconductor layer 104. The p-side semiconductor layer 108 is disposed on the active layer 106. The p-side semiconductor layer 108 is a nitride semiconductor. For the p-side semiconductor layer 108, for example, a p-type nitride semiconductor can be used. As one example, an Mg-added GaN layer can be formed.
As shown in
In this embodiment, a first layer 206 and a second layer 208 are disposed between each of the well layers 204 and the barrier layer 202 disposed adjacent thereto on the p-side semiconductor layer 108 side. That is, as shown in
As shown in
As shown in
The thickness of a first layer 206 is lower than the thickness of any well layer 204. The first layers 206 may be nitride semiconductors containing Ga. For example, the first layers 206 may be GaN. The thickness of a second layer 208 is lower than the thickness of any well layer 204. The second layers 208 are nitride semiconductors containing In. The second layers 208 may be InGaN. In the case of using InGaN for the second layers 208, the In mixed crystal composition ratio can be set to a range of from 3% to 50%, preferably from 5% to 30%, more preferably 10% to 20%.
On one part of the surface of the p-side semiconductor layer 108, a p-electrode 114 is disposed to be electrically connected to the p-side semiconductor layer 108. An n-electrode 112 is disposed on the surface of the n-side semiconductor layer 104 exposed by partially removing the p-side semiconductor layer 108 and the active layer 106 to be electrically connected to the n-side semiconductor layer 104.
In this embodiment, “a first layer 206 and a second layer 208 are disposed between each of the well layers 20 and the barrier layer 202 disposed adjacent thereto on the p-side semiconductor layer 108 side,” but the present invention is not limited to such an embodiment. In another embodiment of the present invention, a first layer 206 and a second layer 208 may be disposed only between some of the well layers 204 and the barrier layers 202 respectively disposed adjacent thereto on the p-side semiconductor layer 108 side. For example, a first layer 206 and a second layer 208 may be disposed between only one of the well layers 204 and the barrier layer 202 disposed adjacent thereto on the p-side semiconductor layer 108 side.
More carriers are present in the region of a well layer 204 on the p-side semiconductor 108 side than on the n-side semiconductor 104 side. Accordingly, by disposing at this location a first layer 206 having a larger band gap and lower thickness than those of a well layer 204, and a second layer 208 having a smaller band gap than that of a barrier layer and a lower thickness than that of a well layer 204, electrons can be efficiently accumulated. This is believed to facilitate efficient recombination to increase the internal quantum efficiency to thereby increase the emission efficiency of the light emitting element 100 even when driven at higher currents that readily induce the droop phenomenon.
The thickness of a first layer 206 is preferably in a range of 0.3 to 2.0 nm. This is because an excessively thick first layer 206 reduces the internal quantum efficiency, which reduces the emission efficiency. The thickness of a second layer 208 is preferably in a range of 0.3 to 2.0 nm. This is because an excessively thick second layer 208 causes the layer to emit light, generating light of a wavelength other than that intended, which reduces the internal quantum efficiency. The In content of a second layer 208 is preferably lower than the In content of a well layer 204. This can make the band gap of the second layer 208 larger than that of the well layer 204 thereby restraining the emission in the second layer 208.
Each semiconductor layer in this embodiment can be formed by any known technique, such as metalorganic chemical vapor deposition (MOCVD), hydride vapor phase epitaxy (HVPE), molecular beam epitaxy (MBE), or the like. In the case of forming each semiconductor layer by MOCVD, trimethylgallium (TMG) or triethylgallium (TEG) can be used as the raw material for gallium, trimethylaluminum (TMA) can be used as the raw material for aluminum, trimethylindium (TMI) can be used as the raw material for indium, and NH3 can be used as the raw material for nitrogen. In the case of adding Si as an n-type impurity, silane gas can be used as the raw material, and in the case of adding Mg as a p-type impurity, Cp2Mg (bis cyclopentadienyl magnesium), for example, can be used as the raw material.
The n-electrode 112 and the p-electrode 114 can be formed by a method such as vapor deposition or sputtering. Specifically, a resist mask having openings at the locations where the n-electrode 112 or/and the p-electrode 114 are to be formed is applied, and an electrode material layer that can become the n-electrode 112 or/and the p-electrode 114 is formed by vapor deposition, sputtering, or the like. Subsequently, by removing the resist mask and the electrode material layer formed on the resist mask by a lift-off technique, the n-electrode 112 or/and p-electrode 114 can be formed. For the material for the n-electrode 112 and p-electrode 114, a single metal, such as Ag, Al, Ni, Rh, Au, Cu, Ti, Pt, Pd, Mo, Cr, W or the like, or an alloy having these metals as main components can be used. For example, T1 and Au can be successively stacked to form an electrode material layer.
In the description herein, expressions such as “on/thereon” and “under/thereunder” that are used to indicate the directions or positions of constituent elements describe the relative directions or positions of the constituent elements in cross-sectional diagrams, and are not intended to indicate their absolute positions unless otherwise specifically noted.
This embodiment is configured such that the light emitting element has a first layer 206 and a second layer 208 disposed between each of the well layers 204, except for the last well layer 204b closest to the p-side semiconductor layer 108, and the barrier layer 202 disposed adjacent thereto on the p-side semiconductor layer 108 side. That is, as shown in
The light emitting element of this embodiment is different from the light emitting element 100 of the first embodiment (see
This embodiment is configured such that the light emitting element has a first layer 206 and a second layer 208 disposed between each of the well layers 204, except for the first well layer 204a closest to the n-side semiconductor layer 104, and the barrier layer 202 disposed adjacent thereto on the p-side semiconductor layer 108 side. That is, as shown in
The light emitting element of this embodiment is different from the light emitting element 100 of the first embodiment only with respect to the absence of the initial first layer 206a and the initial second layer 208a, and the remaining parts are the same as those of the light emitting element 100 of the first embodiment. If the initial first layer 206a and the initial second layer 208a are disposed between the first well layer 204a closest to the n-side semiconductor layer 104 and the barrier layer 202 disposed thereon, the presence of the initial first layer 206a and the initial second layer 208a might hinder the movement of electrons and holes. Accordingly, not disposing the initial first layer 206a and the initial second layer 208a can reduce the risk of hindering the movement of electrons and holes, thereby further improving the emission efficiency of the light emitting element.
This embodiment is a variation of the first embodiment. In this embodiment, the components, members, parts, or elements having the same functions as those in the first embodiment are denoted by the same reference numerals, and repeated explanations may be omitted.
This embodiment is configured such that the light emitting element has a first layer 206 and a second layer 208 between each of the well layers 204, except for the first well layer 204a closest to the n-side semiconductor layer 104 and the last well layer 204b closest to the p-side semiconductor layer 108, and the barrier layer 202 disposed adjacent thereto on the p-side semiconductor layer 108 side.
To explain using
The light emitting element according to this embodiment is different from the light emitting element 100 of the first embodiment only with respect to the absence of the initial first layer 206a, the initial second layer 208a, the last first layer 206b, and the last second layer 208b, and the remaining parts are the same as those of the light emitting element 100 of the first embodiment. Disposing the initial first layer 206a, the initial second layer 208a, the last first layer 206b and the last second layer 208b might hinder the movement of electrons and holes. Accordingly, not disposing the initial first layer 206a, the initial second layer 208a, the last first layer 206b, and the last second layer 208b can reduce the risk of hindering the movement of electrons and holes, thereby further improving the emission efficiency of the light emitting element.
This embodiment is a variation of the first embodiment. In this embodiment, the components, members, parts, or elements having the same functions as those in the first embodiment are denoted by the same reference numerals, and repeated explanations may be omitted.
This embodiment is configured such that, with reference to
This embodiment is a variation of the first embodiment. In this embodiment, the components, members, parts, or elements having the same functions as those in the first embodiment are denoted by the same reference numerals, and repeated explanations may be omitted.
This embodiment is configured such that, with reference to
This embodiment is a variation of the first embodiment. In this embodiment, the components, members, parts, or elements having the same functions as those in the first embodiment are denoted by the same reference numerals, and repeated explanations may be omitted.
This embodiment is configured such that, with reference to
A light emitting element 100 was produced as described below.
For the substrate 102, a sapphire (C-plane) was used. In a MOCVD reactor, the surface of the substrate 102 was cleaned in a hydrogen ambiance at 1050° C. The temperature was then reduced to 550° C. and an AlGaN buffer layer was grown on the substrate to a thickness of about 12 nm by using TMA, TMG, and NH3 as source gases. Then an n-side semiconductor layer 104 made of n-type GaN doped with Si at 1×1019/cm3 was grown at 1150° C. to a thickness of 6 μm by using TMG, TMA, ammonia, and monosilane.
The temperature was then reduced to 840° C. to allow a total of nine sets of layers, each having a GaN barrier layer 202 having a thickness of Tb (3.0 to 5.0 nm) formed by using TEG, TMI, and ammonia as source gasses, an In0.15Ga0.85N well layer 204 having a thickness of Tw, a GaN first layer 206 having a thickness of T1, and an In0.10Ga0.90N second layer 208 having a thickness of T2, stacked in that order, to grow. Then by growing a GaN barrier layer 202 to a thickness of 4 nm, the active layer 106 was formed.
Then using TMG, ammonia, and Cp2Mg, a p-side semiconductor layer 108 made of GaN doped with Mg at 5×1020/cm3 was grown to a thickness of 23 nm. After the layer was grown, the wafer was placed in a reactor and annealed in a hydrogen ambiance at 700° C. to reduce the resistance of the p-side semiconductor layer 108.
After annealing, the surface (the electrode forming face) for forming an n-electrode 112 was exposed by removing the p-side semiconductor layer 108 and the active layer 106 in a region. Finally, a p-electrode 114 and an n-electrode 112 are formed on the surface of the p-side semiconductor layer 108 and the electrode forming face, respectively.
The output of the light emitting element 100 of Example 1 was measured by driving it at forward currents If of 32.5 mA and 120 mA. The output was measured by placing the light emitting element in an integrating sphere and driving it at a prescribed current. The output in the central region of the substrate was measured.
In
In
As is understood from the results shown in
A light emitting element 100 of Example 2 in which the thickness Tb of a barrier layer 202 was 4.0 nm, the thickness Tw of a well layer 204 was 3.0 nm, and the thickness T1 of a first layer 206 and the thickness T2 of a second layer 208 were 0.5 nm, was produced using the same method as that describe with reference to Example 1.
According to the results shown in
A light emitting element 100 of Example 3 in which the thickness T1 of a first layer 206 and the thickness T2 of a second layer 208 were 0.3 nm was produced using the same method as that described with reference to Example 1. The thickness Tb of a barrier layer 202 in the light emitting element 100 of Example 3 was 4.3 nm, and the thickness Tw of a well layer 204 was 3.2 nm.
In order to investigate the effect of the positions of the first layers 206 and the second layers 208, a light emitting element was prepared in which a first layer 206 and a second layer 208 were also disposed between each of the well layers 204 and the barrier layer 202 disposed adjacent thereto on the n-side semiconductor layer 104 side. That is, to explain using
According to the results shown in
The measurement results of the examples described above revealed that disposing a first layer 206 and a second layer 208 between a well layer 204 and the barrier layer 202 disposed adjacent thereto on the p-side semiconductor layer 108 side can increase the emission efficiency of the light emitting element 100 when driven at a higher current.
Although the present invention has been explained in the foregoing with reference to certain embodiments and examples, the technical scope of the present invention is not limited to the scope of the embodiments and examples. A person having ordinary skill in the art can evidently make various modifications and improvements to the embodiments described above. It is clear from the scope of the claims that such modifications and improvements will also be encompassed by the technical scope of the present invention. For example, although the embodiments have been explained in detail above for the purpose of making the present invention easily understood, the present invention is not necessarily limited to one having all of the elements described. Moreover, some of the elements in each embodiment described can be replaced with other elements or removed.
Number | Date | Country | Kind |
---|---|---|---|
2018-200721 | Oct 2018 | JP | national |
This application is a divisional of U.S. patent application Ser. No. 16/660,104, filed Oct. 22, 2019, which is based upon and claims priority to Japanese Patent Application No. 2018-200721, filed on Oct. 25, 2018, the entire contents of which are incorporated herein by reference in their entireties.
Number | Name | Date | Kind |
---|---|---|---|
10319879 | Lin et al. | Jun 2019 | B2 |
20060049415 | Liao et al. | Mar 2006 | A1 |
20070241353 | Taki | Oct 2007 | A1 |
20070290230 | Kawaguchi et al. | Dec 2007 | A1 |
20080099755 | Tansu et al. | May 2008 | A1 |
20090200565 | Sakong | Aug 2009 | A1 |
20100009484 | Akita et al. | Jan 2010 | A1 |
20100117055 | Nakanishi et al. | May 2010 | A1 |
20100133506 | Nakanishi et al. | Jun 2010 | A1 |
20100176372 | Yoo et al. | Jul 2010 | A1 |
20100187497 | Nago et al. | Jul 2010 | A1 |
20110104843 | Jun | May 2011 | A1 |
20110121265 | Ueno | May 2011 | A1 |
20110133156 | Won | Jun 2011 | A1 |
20110187294 | Bergmann et al. | Aug 2011 | A1 |
20110227039 | Moon | Sep 2011 | A1 |
20110303896 | Brandes | Dec 2011 | A1 |
20120261687 | Shim | Oct 2012 | A1 |
20130001512 | Kotani | Jan 2013 | A1 |
20130087806 | Ito | Apr 2013 | A1 |
20130146840 | Han et al. | Jun 2013 | A1 |
20130193443 | Ito | Aug 2013 | A1 |
20130228747 | Han et al. | Sep 2013 | A1 |
20130334493 | Luo | Dec 2013 | A1 |
20140042388 | Hwang | Feb 2014 | A1 |
20140048771 | Takahashi | Feb 2014 | A1 |
20140209921 | Kusunoki | Jul 2014 | A1 |
20150101657 | Barik | Apr 2015 | A1 |
20160190393 | Ito | Jun 2016 | A1 |
20160225950 | Han | Aug 2016 | A1 |
20160343900 | Obuchi | Nov 2016 | A1 |
20170025568 | Ji et al. | Jan 2017 | A1 |
20170062660 | Furuyama | Mar 2017 | A1 |
20170229609 | Michiue | Aug 2017 | A1 |
20180287014 | Asada et al. | Oct 2018 | A1 |
20190035977 | Bhusal et al. | Jan 2019 | A1 |
Number | Date | Country |
---|---|---|
1 145 331 | Oct 2001 | EP |
2010-021290 | Jan 2010 | JP |
2014-003121 | Jan 2014 | JP |
2016-127064 | Jul 2016 | JP |
2016-225384 | Dec 2016 | JP |
2017-045798 | Mar 2017 | JP |
20090003384 | Jan 2009 | KR |
20130011918 | Jan 2013 | KR |
WO-2008155958 | Dec 2008 | WO |
WO-2010024436 | Mar 2010 | WO |
Entry |
---|
U.S. Office Action on U.S. Appl. No. 16/660,104 DTD Nov. 30, 2020. |
U.S. Office Action on U.S. Appl. No. 16/660,104 DTD Apr. 2, 2021. |
Number | Date | Country | |
---|---|---|---|
20210328105 A1 | Oct 2021 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 16660104 | Oct 2019 | US |
Child | 17365820 | US |