A portion of the disclosure of this patent document contains material that is subject to copyright protection. The copyright owner has no objection to the reproduction of the patent document or the patent disclosure, as it appears in the U.S. Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.
The present invention relates generally to dimming applications for lighting systems. More particularly, the present invention relates to a non-isolated dimming interface for a lighting device such as an electronic ballast or LED driver, having inherent overvoltage protection and the ability to dynamically adapt for operations with either of an analog or digital dimming device.
One purpose of an invention as disclosed herein is to provide a dimming interface for a lighting device (such as, e.g., an LED driver or electronic ballast) that can deliver a trickle current for an analog dimming interface or a digital load with digital communication capability. It would be desirable in view of the lack of practical alternatives in the prior art to further provide a dimming interface which is a voltage limited constant current source capable of changing the level of the driven current depending on whether it is delivering current to an analog interface or whether it is delivering a much larger current to a load.
It is conventionally known in the art to provide circuitry for protecting the dimming control interface in lighting devices against line voltages. In response to the application of line voltages, high impedance is often provided to limit current in the protection circuit, and clamping circuitry may be further provided to limit the output voltage from the protection circuit to the interface circuitry and the remainder of the lighting device generally. However, such circuits typically also utilize PTC thermistors or high voltage transistors to provide such protection, which increases the cost of the circuit. Accordingly, it would be desirable to provide a relatively low cost interface circuit with sufficient protection against the application of line voltages.
One example of a dimming interface circuit and method may be described with reference to U.S. Pat. No. 6,144,639, wherein a DC voltage is applied through a resistor network and a diode connected to the positive terminal, and an FET connected to the negative terminal, to establish a constant current from the analog interface circuit. Under normal loading conditions, the FET connected to the negative terminal is biased on so as to allow the constant current to flow out of the DC voltage source's positive terminal. An analog control signal is sensed between the diode and the current limiting resistors. If a large voltage was to be applied to the output terminals, either the diode would block current being driven into the circuit via the positive output terminal, or the high voltage FET would be negatively biased so as to block current being driven into the circuit via the negative output terminal. The diode and FET would accordingly protect against misapplication of the mains input voltage.
However, one disadvantage to this method is the fact the diode will distort the measure of the analog control voltage. Also, this circuit has no provisions for changing to a high current output to power (and potentially communicate with) an external dimming device.
Another conventional method may be briefly described by reference to
In the circuit as shown, further depending on the component values and size of the associated components, misapplication of the mains input voltage can damage the secondary components. The resistors R3, R4, R5, and R8 in the grey wire return path of the secondary circuit in
To reduce construction costs for the isolation transformer and associated circuitry, much of the circuitry from
Various embodiments are disclosed herein for a dimming interface for a lighting device such as an LED driver or ballast. The lighting device receives dimming control information from the dimming interface, and also provides the power source for the dimming interface, which acts as a load.
In one exemplary aspect, the interface can change ‘profiles’, i.e., from analog to digital or vice-versa. The dimming interface may accordingly provide a voltage limited constant current source capable of changing the level of the driven current, depending on whether it is configured for delivering current to an analog interface or whether it is delivering a much larger current to a load. The current source can be gated on or off so as, for example, to send marks and spaces to the digital load.
In another exemplary aspect, first stage protection against misapplication of an over-voltage is inherent to the design. In one embodiment, a diode may be provided to block current from being driven back into the circuit in one direction, and the current source is created by a high voltage switching element (e.g., PNP transistor) that will prevent the circuit from becoming damaged via current being sunk by a low voltage source in the opposite direction. These two elements may preferably be connected in series so as to avoid damage from misapplied mains input voltage across the interface terminals.
In another exemplary aspect, bi-directional communication with a digital dimming device is made possible, without the need of a shorting device on the output of the interface.
In another exemplary aspect, the nature of the output of the dimming interface is such that it can be coupled in parallel with like interfaces of other ballasts or LED drivers, so as to be able to control multiple ballasts or LED drivers simultaneously.
In another exemplary aspect, serial data from the digital dimming interface can be sent to a remote device via either a modulated current or a modulated voltage.
In another exemplary aspect, the output current and other operating parameters of the LED driver or ballast can be modified via a digital dimming command. To receive data from the digital dimming load, the circuit measures the current consumed by the load. If the load accepts the current, it is considered a mark. If the load denies the current, it is considered a space.
In another exemplary aspect, the circuit can accurately measure and convey the power consumed by the dimming interface.
In another exemplary aspect, sensitive circuit components that could otherwise be damaged by an over-voltage condition (e.g., via misapplication of a mains input) are provided with inherent protection.
In another exemplary aspect, the output may be thermally compensated throughout the full temperature range of a safe operating area of the device.
In another exemplary aspect, the circuit is designed such that it can be tailored for a particular level of misapplication of over-voltage. For example, if the highest possible voltage against which the interface needs to be protected is relatively low, the output switching element and diode can be a 60V transistor and a 75V diode, respectively. In the alternative, if the highest possible voltage against which the interface needs to be protected is for a mains input connection, the output switching element and diode can be designed as a 500V transistor and a 500V diode, respectively.
In another exemplary aspect, the nature of the protection circuit does not require electrical isolation from the LED driver or ballast output in order to be effective.
Referring generally to
Referring first to
As shown in
Referring now to
In various embodiments as disclosed herein, the dimming interface circuit 304 further automatically detects a type of external dimming device coupled thereto via the first and second interface terminals, and dynamically adapts a level of constant current sourced therefrom to the external dimming device, based at least on the detected type of the external dimming device being analog or digital
The aforementioned dimming interface components and associated features will be described in more detail, without necessarily limiting the scope of an invention as disclosed herein. Each of the aforementioned and further described components are not required in association with an inventive circuit, device or system unless otherwise stated.
Referring now to
Switching elements S1, S2 can be transistors such as NPN or PNP transistors, or could be MOSFETs such as a P-Channel FET. By shorting out or releasing resistor R21, operation of the first switching element S1 controls the quantity of current driven out via the VIOLET terminal. With the first switching element S1 closed, for example, the output current can be driven at the maximum design level. The second switching element S2 gates the driven current, allowing the circuit to drive current through a load or to deny current to the load.
Regulation of the second switching element S2 may serve multiple purposes. For example, if an excessively high voltage was applied to the circuit, the second switching element S2 may be closed, allowing the switching element Q10 and the blocking diode D20 to function as part of a protection circuit as further described herein. Also, if the VIOLET and GRAY dimming interface terminals are shorted while the first switching element S1 is closed, the second switching element S2 may be cycled by opening so as to reduce power stress to switch Q10, and then closing to determine whether the short was removed.
When a digital dimming interface is connected via the interface terminals, digital serial data may be sent to it from the circuit 502a by modulating its driven current. Modulation may be implemented, for example, by employing ON-OFF keying. The data may be pulse modulated using a non-return-to-zero (NRZ) code at a high data rate, or the data could be modulated as Manchester code at a lower data rate. One of skill in the art may appreciate that whereas the circuit 502a is configured for powering the digital dimming interface, sending a series of spaces would starve power to the device, and therefore the pulse train would have to be selected so as to guarantee the average delivered power is sufficient.
In an embodiment, the voltage ratings of switch Q10 and diode D20 may be selected based on a required voltage protection. If protection against misapplication of the mains input is required, for example, a 500V FET may be selected along with a diode rated for a minimum of 500V.
With the second switching element S2 closed and the first switching element S1 open, the exemplary circuit 502a can withstand indefinite misapplication of the mains input voltage or another excessively high voltage. If the voltage across the interface terminals VIOLET and GREY exceeds the input voltage V_in, the diode D20 will block any current up to its maximum voltage rating. If the voltage across the interface terminals VIOLET and GREY is negative, the switch Q10 will continue driving a low current until the voltage difference between the base of the switch Q10 and the voltage of the VIOLET interface terminal exceeds the voltage rating of the switch Q10.
In another embodiment of the circuit 502b, a thermal compensation circuit 700 may be added. This may be desirable as the magnitude of the driven current may be skewed due to error caused by the emitter-base junction voltage of the switch Q10. When the constant current source circuit 502 operates in an elevated ambient temperature, the error will be increased significantly as the emitter-base junction voltage changes inversely as a function of temperature. To compensate for this error throughout the full temperature range of a safe operating area of the device, a fourth switching element Q11 such as a diode connected PNP transistor can be added as shown in
Referring now to
If the circuit 504 is connected to a digital dimming interface, the digital dimming interface may send marks and spaces in a pulse train pattern by shorting the VIOLET and GRAY wires. The output of amplifier U1 in this event will exceed the power supply V3 for the digital data interpreter, e.g., dimming controller 508, and will saturate a first digital feedback signal V4 so as to develop a digital pulse train to be submitted to the digital data interpreter 508.
Referring next to
In an embodiment as shown, the circuit 506 will saturate a second digital feedback signal V6 so as to reduce the measured consumed current to a digital signal. If the dimming interface is digital, the digital dimming interface can send marks and spaces in a pulse train pattern by accepting and blocking current driven by the circuit 502.
In an embodiment as shown, the current flowing through the VIOLET interface terminal is measured by measuring the voltage across resistors R20 and R21 from
By implementing a preferred embodiment wherein the voltage is measured across the resistors R20 and R21, several advantages may be realized. First, the current flowing through high and low differential resistors R31 and R33 from the input voltage V_in will not skew the accuracy of the measured current. Also, as the current source circuit 502 changes from a low output current to a high output current (or vice-versa), the first gain stage, i.e. the current to voltage transformation via resistors R20 and R21, will change its gain so as to develop full range output voltage at full output current, yielding a more linear measurement of the consumed current. The aforementioned embodiment further may be advantageous in that it requires fewer components.
An exemplary diagram of an input and output scheme for the dimming controller 508 is shown on
In one embodiment, whether the dimming interface circuit 304 is in analog dimming mode or digital dimming mode may be predetermined by programming the circuit (i.e., flashing the controller) during manufacturing to act in the appropriate mode.
In an alternative method, the nature of the dimming interface may be automatically detected by analyzing the slope of the analog control signal V2 immediately after closing the first switching element S1 when the lighting device (i.e., LED driver) is powered up.
Rather than implementing this in additional hardware, as a preferred embodiment this can be implemented in the controller in the context of an algorithm as illustrated in
Although not shown in
When in analog dimming mode, the dimming controller 508 repeatedly samples and processes the analog control voltage V2 and adjusts the set point to the controller 308 responsible for adjusting the output current of the LED driver or ballast to the LED or fluorescent lamp.
When in digital dimming mode, the current source circuit 502 delivers a voltage limited constant current to the attached digital dimming device 306 to power the attached device 306. The attached digital dimming device 306 sends commands and queries to the circuit 502 via a serial data stream modulated in, e.g., an NRZ or Manchester bit pattern.
If the data is sent via a modulated voltage, i.e. the voltage across the VIOLET and GREY wires is shorted and released, the analog control measurement circuit 504 will reduce the modulated voltage to logic levels that can be decoded by the controller 508.
If the data is sent via a modulated current, i.e. the current delivered to the digital dimming device is accepted or blocked by the digital dimming device, the current consumption measurement circuit 506 will reduce the modulated current to logic levels that can be decoded by the controller 508.
The dimming controller 508 will accumulate the serial data, parse the received packets, adjust the set point to the LED driver or ballast controller 308 (as needed), formulate a reply, and drive a reply data stream back out the first dimming interface terminal (VIOLET wire).
To send data out the first dimming interface terminal, current is allowed to flow out the terminal by closing the second switching element S2 to form marks, and current is blocked from the first dimming interface terminal by opening the second switching element S2 to form spaces. These marks and spaces are interpreted by the digital dimming interface by reducing the measured delivered current to a logic level and are accumulated by the controller to form packets of data.
When in digital mode, the controller 508 can repeatedly sample and process both of the analog control voltage V2 and the voltage corresponding to the consumed current V5 to calculate the power consumed by the attached digital dimming device 306. This data can be combined with the power consumed by the output LED or fluorescent lamp load to provide a more accurate report of total power consumed by the LED driver or ballast and can be queried and distributed by the attached digital dimming interface 306.
Since the digital interface 304 is primarily a current source, the digital interfaces of multiple LED drivers or ballasts 302 can be coupled together in a parallel configuration, enabling the end user to reduce costs by pairing only one digital dimming device 306 with multiple LED drivers or ballasts 302.
Throughout the specification and claims, the following terms take at least the meanings explicitly associated herein, unless the context dictates otherwise. The meanings identified below do not necessarily limit the terms, but merely provide illustrative examples for the terms. The meaning of “a,” “an,” and “the” may include plural references, and the meaning of “in” may include “in” and “on.” The phrase “in one embodiment,” as used herein does not necessarily refer to the same embodiment, although it may.
The term “coupled” means at least either a direct electrical connection between the connected items or an indirect connection through one or more passive or active intermediary devices. The term “circuit” means at least either a single component or a multiplicity of components, either active and/or passive, that are coupled together to provide a desired function. Terms such as “wire,” “wiring,” “line,” “signal,” “conductor,” and “bus” may be used to refer to any known structure, construction, arrangement, technique, method and/or process for physically transferring a signal from one point in a circuit to another. Also, unless indicated otherwise from the context of its use herein, the terms “known,” “fixed,” “given,” “certain” and “predetermined” generally refer to a value, quantity, parameter, constraint, condition, state, process, procedure, method, practice, or combination thereof that is, in theory, variable, but is typically set in advance and not varied thereafter when in use.
The terms “switching element” and “switch” may be used interchangeably and may refer herein to at least: a variety of transistors as known in the art (including but not limited to FET, BJT, IGBT, IGFET, etc.), a switching diode, a silicon controlled rectifier (SCR), a diode for alternating current (DIAC), a triode for alternating current (TRIAC), a mechanical single pole/double pole switch (SPDT), or electrical, solid state or reed relays. Where either a field effect transistor (FET) or a bipolar junction transistor (BJT) may be employed as an embodiment of a transistor, the scope of the terms “gate,” “drain,” and “source” includes “base,” “collector,” and “emitter,” respectively, and vice-versa.
The terms “power converter” and “converter” unless otherwise defined with respect to a particular element may be used interchangeably herein and with reference to at least DC-DC, DC-AC, AC-DC, buck, buck-boost, boost, half-bridge, full-bridge, H-bridge or various other forms of power conversion or inversion as known to one of skill in the art.
The terms “controller,” “control circuit” and “control circuitry” as used herein may refer to, be embodied by or otherwise included within a machine, such as a general purpose processor, a digital signal processor (DSP), an application specific integrated circuit (ASIC), a field programmable gate array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed and programmed to perform or cause the performance of the functions described herein. A general purpose processor can be a microprocessor, but in the alternative, the processor can be a microcontroller, or state machine, combinations of the same, or the like. A processor can also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.
Depending on the embodiment, certain acts, events, or functions of any of the algorithms described herein can be performed in a different sequence, can be added, merged, or left out altogether (e.g., not all described acts or events are necessary for the practice of the algorithm). Moreover, in certain embodiments, acts or events can be performed concurrently, e.g., through multi-threaded processing, interrupt processing, or multiple processors or processor cores or on other parallel architectures, rather than sequentially.
The various illustrative logical blocks, modules, and algorithm steps described in connection with the embodiments disclosed herein can be implemented as electronic hardware, computer software, or combinations of both. To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, modules, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. The described functionality can be implemented in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the disclosure.
The steps of a method, process, or algorithm described in connection with the embodiments disclosed herein can be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module can reside in RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, a removable disk, a CD-ROM, or any other form of computer-readable medium known in the art. An exemplary computer-readable medium can be coupled to the processor such that the processor can read information from, and write information to, the memory/storage medium. In the alternative, the medium can be integral to the processor. The processor and the medium can reside in an ASIC. The ASIC can reside in a user terminal. In the alternative, the processor and the medium can reside as discrete components in a user terminal.
Conditional language used herein, such as, among others, “can,” “might,” “may,” “e.g.,” and the like, unless specifically stated otherwise, or otherwise understood within the context as used, is generally intended to convey that certain embodiments include, while other embodiments do not include, certain features, elements and/or states. Thus, such conditional language is not generally intended to imply that features, elements and/or states are in any way required for one or more embodiments or that one or more embodiments necessarily include logic for deciding, with or without author input or prompting, whether these features, elements and/or states are included or are to be performed in any particular embodiment.
The previous detailed description has been provided for the purposes of illustration and description. Thus, although there have been described particular embodiments of a new and useful invention, it is not intended that such references be construed as limitations upon the scope of this invention except as set forth in the following claims.
This application claims benefit of U.S. Provisional Patent Application No. 62/528,773, filed Jul. 5, 2017, and which is hereby incorporated by reference.
Number | Name | Date | Kind |
---|---|---|---|
5039914 | Szuba | Aug 1991 | A |
5089751 | Wong | Feb 1992 | A |
6144539 | Konopka et al. | Nov 2000 | A |
6204613 | Hesterman | Mar 2001 | B1 |
6356027 | Zhang | Mar 2002 | B1 |
7333353 | Yin | Feb 2008 | B2 |
7750577 | Nerone et al. | Jul 2010 | B2 |
8654485 | Koehler | Feb 2014 | B1 |
9693411 | Xiong et al. | Jun 2017 | B1 |
9723667 | Xiong et al. | Aug 2017 | B1 |
10128101 | Goscha | Nov 2018 | B2 |
20090079357 | Shteynberg et al. | Mar 2009 | A1 |
20100102747 | Ilyes | Apr 2010 | A1 |
20100181935 | Wu | Jul 2010 | A1 |
20110285311 | Yang et al. | Nov 2011 | A1 |
20120249001 | Okubo et al. | Oct 2012 | A1 |
20130082604 | Williams et al. | Apr 2013 | A1 |
20140117868 | Lopez et al. | May 2014 | A1 |
20140125241 | Elferich et al. | May 2014 | A1 |
20140145607 | Goscha | May 2014 | A1 |
20140253562 | Yaras | Sep 2014 | A1 |
20160242253 | Bhagwat | Aug 2016 | A1 |
Number | Date | Country | |
---|---|---|---|
62528773 | Jul 2017 | US |