Lighting system with power factor correction control data determined from a phase modulated signal

Abstract

A light emitting diode (LED) lighting system includes a power factor correction (PFC) controller that determines at least one power factor correction control parameter from phase delays of a phase modulated signal. In at least one embodiment, a peak voltage of the phase modulated signal is a PFC control parameter used bit the PFC controller to control power factor correction and generation of a link voltage by a PFC LED driver circuit. The phase delays are related to a peak voltage of the phase modulated signal. Thus, in at least one embodiment, detecting the phase delay in one or more cycles of the phase modulated signal allows the PFC controller to determine the peak voltage of the phase modulated signal.

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates in general to the field of electronics and lighting, and more specifically to a system and method to determine power factor correction control parameters from phase delays in a phase modulated signal.

2. Description of the Related Art

Commercially practical incandescent light bulbs have been available for over 100 years. However, other light sources show promise as commercially viable alternatives to the incandescent light bulb. LEDs are becoming particularly attractive as main stream light sources in part because of energy savings through high efficiency light output and environmental incentives such as the reduction of mercury.

LEDs are semiconductor devices and are driven by direct current. The lumen output intensity (i.e. brightness) of the LED approximately varies in direct proportion to the current flowing through the LED. Thus, increasing current supplied to an LED increases the intensity of the LED and decreasing current supplied to the LED dims the LED. Current can be modified by either directly reducing the direct current level to the white LEDs or by reducing the average current through duty cycle modulation.

Dimming a light source saves energy when operating a light source and also allows a user to adjust the intensity of the light source to a desired level. Many facilities, such as homes and buildings, include light source dimming circuits (referred to herein as “dimmers”).

FIG. 1 depicts a lighting system 100 that generates a link voltage V_LINK and a drive current i_OUT to illuminate the light source 102. An alternating current (AC) voltage source 101 such as a power plant generates a mains voltage V_mains, which provides power for lighting system 100. The particular frequency and root mean square (RMS) value of mains voltage V_mains is generally location specific and is nominally 60 Hz/120 VAC in the United States and 50 Hz/230 VAC in Europe and elsewhere. The lighting system 100 includes a dimmer 104 to generate a raw phase modulated signal V_Φ—RAW. Rectifier 105 rectifies the raw phase modulated signal V_Φ—RAW to generate a rectified phase modulated signal V_Φ. Rectifier 105 is, for example, a full-bridge diode rectifier. The phase delay of each cycle of the phase modulated signal V_Φ indicates a particular dimming level. Dimmer 104 can be any conventional dimmer that generates a phase modulated signal, such as a triac based dimmer as described in Melanson I.

The lighting system 100 also includes a light source driver circuit 106 to receive the phase modulated signal V_Φ. In at least one embodiment, light source driver circuit 106 is a switching power converter with an internal PFC switch (not shown) that controls power factor correction and boosting phase modulated signal V_Φ to the link voltage V_LINK. The light source driver circuit 106 modulates the light source drive current i_OUT in response to the dimming level indicated by phase modulated signal V_Φ. The light source driver circuit 106 modulates the light source drive current i_OUT by turning the light source drive current i_OUT “on” and “off” to achieve an average value of light source drive current i_OUT corresponding to the dimming level indicated bad phase modulated signal V_Φ. The drive current i_OUT causes the light source 102 to illuminate, and modulating the drive current i_OUT varies the brightness of light source 102. Thus, light source driver circuit 106 attempts to modulate the drive current i_OUT so that light source 102 dims to a level indicated by phase modulated signal V_Φ.

For an LED based light source 102, the link voltage V_LINK can be 400 V or more. To dim light source 102, light source driver circuit 106 decreases the duty cycle of control signal C_S and, thus, decreases the drive current i_OUT. When dimmed, the power demand of light source 102 decreases. When the power demand of light source 102 decreases, light source driver circuit 106 decreases the duty cycle of the internal switch (not shown) that controls the voltage boost of phase modulated signal V_Φ to link voltage V_LINK. Despite decreasing power demand, light source driver circuit 106 maintains the link voltage V_LINK at an approximately constant level. The switching efficiency of light source driver circuit 106 steadily decreases as 106 continues to boost the link voltage V_LINK to a voltage used during full power demand by light source 102 despite the lower power demands of a dimmed light source 102. The efficiency loss becomes more prominent, for example, when a duty cycle of the internal PFC switch of light source driver circuit 106 is less than 50%.

Decreasing power demand by light source 102 when dimming light source 102 can actually increase power demand by light source driver circuit 106. Light source driver circuit 106 attempts to provide unity power factor correction so that the light source driver circuit 106 appears resistive to the AC voltage source 101. Thus, looking into terminals A and B, ideally light source driver circuit 106 has an effective resistance R_EFF—0 as perceived by the AC voltage source 101. The value of the effective resistance R_EFF—0 equals V_Φ/i_IN, where V_Φ is a phase modulated signal and i_IN is the input current into light source driver circuit 106. As the power demand by light source 102 decreases when dimmed, the current i_IN actually increases, thus, decreasing the effective resistance R_EFF—0, thus, drawing more power from AC voltage source 101. Decreasing the effective resistance R_EFF—0 of light source driver circuit 106 when dimming light source 102 represents an inefficient use of power.

FIG. 2A depicts a series of voltage waveforms 200 that represent two respective cycles of waveforms present in lighting system 100. Supply voltage V_mains is a sine wave depicted with two exemplary cycles 202 and 204. Dimmer 104 generates a raw phase modulated signal V_Φ by chopping each half cycle of supply voltage V_mains to generate identical leading edge phase delay α1 for each respective half cycle of cycle 206. The phase delays of the raw phase modulated signal V_Φ increase as the dimming level decreases, i.e. the brightness of light source 102 decreases. Half cycle 208 indicates longer phase delays α2 corresponding to a decrease in dimming level. The leading edge phase delays αX represent the elapsed time between a beginning of a half cycle and a leading edge of the phase modulated mains voltage V_Φ, where X is an index value. The rectified cycles 210 and 212 of phase modulated signal V_Φ have the same respective phase delays α1 and α2 as the raw phase modulated signal V_{Φ RAW}.

Conventional dimmers, such as a triac based dimmer, that are designed for use with inactive loads, such as incandescent light bulbs, often do not perform well when supplying a raw phase modulated signal V_Φ—RAW to an active load such as light source driver circuit 106. For example, when supplying an active load, the dimmer can miss generating phase delays in some cycles of raw phase modulated signal V_Φ—RAW and can generate ripple during the phase delays. Exemplary problems with at least one conventional dimmer when used with an active load are described in Rand et al., “Issues, Models and Solutions for Triac Modulated Phase Dimming of LED Lamps”, June, 2007, pages 1398-1404 of Power Electronics Specialists Conference, 2007. PESC 2007, published by the Institute of Electrical and Electronic Engineers, ISBN 978-1-4244-0655-5.

FIG. 2B depicts an LED driver circuit 250 available from Supertex, Inc. of Sunnyvale, Calif., USA. LED driver circuit 250, represents one embodiment of light source driver circuit 106. The LED driver circuit 250 is described in more detail in Supertex design note DN-H05 available from Supertex, Inc. The LED driver circuit 250 includes two extra circuits, damper circuit 252 and bleeder circuit 254 to provide compatibility with a dimmer, such as dimmer 104. According to DN-H05, the damper circuit 252 provides damped charging of the driver's input filter circuit at P16. The damper circuit 252 provides resistive damping to prevent AC line input current oscillations due to a sudden rise of an AC line voltage, such as the edges of phase modulated signal V_Φ. The bleeder circuit 254 provides a nominal 1 kohm load to a rectified AC line at P21 to suppress a voltage rise at the input capacitors C21-C23 during phase delays of phase modulated signal V_Φ which could otherwise cause flicker of a lamp driven bid LED driver circuit 250.

FIG. 2C depicts a unity power factor LED lamp driver 280, which represents one embodiment of light source driver circuit 106. The LED lamp driver 280 is described in more detail with reference to FIG. 9 in Supertex application note AN-H52 available from Supertex, Inc. LED lamp driver 280 includes damping circuitry 282 to add a load to dimmer 104 during phase delays of phase modulated signal. The damping circuitry 282 includes a bleeder resistor R_BL that is connected by transistor M2 during phase delays of a phase modulated input signal to lamp driver 280. When transistor M2 conducts, the bleeder resistor R_BL provides an added load to the AC line at V_IN to dampen the phase modulated signal during phase delays. Adding an extra transistor M2 and resistor R_BL increases the system cost of lamp driver 280.

The light source driver circuit 106 exhibits one or more inefficiencies when dimming light source 102. For example, when the power demand by light source 102 decreases, the link voltage remains approximately constant. Additionally, when power demand by light source 102 decreases, the effective resistance R_EFF—0 of light source driver circuit 106 increases, thus drawing more power from AC voltage source 101 despite the lower power demands by light source 102. Additionally, added circuitry to conventional LED driver circuits adds cost to the LED driver circuits.

SUMMARY OF THE INVENTION

In one embodiment of the present invention, a light emitting diode (LED) lighting system includes a power factor correction (PFC) controller. The controller includes an input to receive a phase delay signal indicating a phase delay of a phase modulated dimmer signal. The controller also includes a digital signal processor, coupled to the input, to receive the phase delay signal and determine a PFC control operating parameter from the phase delay signal and to generate a PFC switch control signal using the determined operating parameter.

In another embodiment of the present invention, a method of controlling a light emitting diode (LED) lighting system includes receiving a phase delay signal indicating a phase delay of a phase modulated dimmer signal, determining a PFC control operating parameter from the phase delay signal using a digital signal processor, and generating a PFC switch control signal using the determined operating parameter.

In a further embodiment of the present invention, a light emitting diode (LED) lighting system includes a power factor correction (PFC) controller to receive a signal indicating a dimming level and to generate a PFC switch control signal to cause a PFC LED driver circuit to respond to the dimming level indicated by the signal without decreasing an effective resistance of the PFC load driver circuit, as perceived by a voltage source of the PFC load driver circuit, as the dimming level indicated by the signal increases.

In a further embodiment of the present invention, a method of controlling a light emitting diode (LED) lighting system includes receiving a signal indicating a dimming level and generating a power factor correction control signal to cause a PFC LED driver circuit to respond to the dimming level indicated by the signal without decreasing an effective resistance of the PFC load driver circuit, as perceived by a voltage source of the PFC load driver circuit, as the dimming level indicated by the signal increases.

In a further embodiment of the present invention, a light emitting diode (LED) lighting system includes a power factor correction (PFC) controller to generate a duty cycle modulated control signal to control a regulated link voltage of a PFC LED driver circuit and to decrease the link voltage when a duty cycle of the control signal decreases to a value between zero and a duty cycle threshold value.

In a further embodiment of the present invention, a method of controlling a light emitting diode (LED) lighting system includes generating a duty cycle modulated control signal to control a regulated link voltage of a PFC LED driver circuit; and decreasing the link voltage when a duty cycle of the control signal decreases to a value between zero and a duty cycle threshold value.

In a further embodiment of the present invention, a light emitting diode (LED) lighting system includes a power factor correction (PFC) controller includes: an input to receive a phase delay signal indicating a phase delay of a phase modulated dimmer signal. The PFC controller is configured to receive the phase delay signal and to generate pulses for the PFC switch control signal during the phase delays of the phase modulated signal. The pulse widths and duty cycles of the pulses of the PFC switch control signal generated during the phase delays are sufficient to attenuate ripple of the phase modulated signal during the phase delays of phase modulated signal.

In a further embodiment of the present invention, a method of controlling a light emitting diode (LED) lighting system includes receiving a phase delay signal indicating a phase delays of a phase modulated dimmer signal and generating pulses for a PFC switch control signal during the phase delays of the phase modulated signal. The pulse widths and duty cycles of the pulses of the PFC switch control signal generated during the phase delays are sufficient to attenuate ripple of the phase modulated signal during the phase delays of phase modulated signal.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention may be better understood, and its numerous objects, features and advantages made apparent to those skilled in the art by referencing the accompanying drawings. The use of the same reference number throughout the several figures designates a like or similar element.

FIG. 1 (labeled prior art) depicts a lighting system with a power factor correction driver circuit and controller.

FIG. 2A (labeled prior art) depicts various waveforms present in the lighting system of FIG. 1.

FIG. 2B (labeled prior art) depicts an LED driver circuit with dimmer switch compatibility circuits.

FIG. 2C (labeled prior art) depicts another LED driver circuit with dimmer switch compatibility circuitry.

FIG. 3 depicts a light emitting diode lighting system with a power factor correction controller that derives one or more power factor correction control parameters from a phase modulated signal.

FIGS. 4 and 5 depict phase modulated signals having various leading and trailing edge phase delays.

FIG. 6 depicts a phase delay detector.

FIG. 7 depicts exemplar, phase modulated signal and associated PFC switch control signal waveforms.

FIG. 8 depicts an effective resistance model of a PFC LED driver circuit.

FIG. 9 depicts relationships between a phase modulated signal and an inductor current with and without dimming.

FIG. 10 depicts a relationship between duty cycles of a PFC switch control signal and a link voltage.

FIGS. 11 and 12 depict LED apparatuses.

DETAILED DESCRIPTION

A light emitting diode (LED) lighting system includes a power factor correction (PFC) controller that determines at least one power factor correction control parameter from phase delays of a phase modulated signal. In at least one embodiment, a peak voltage of the phase modulated signal is a PFC control parameter used by the PFC controller to control power factor correction and generation of a link voltage by a PFC LED driver circuit. The phase delays are related to a peak voltage of the phase modulated signal. Thus, in at least one embodiment, detecting the phase delay in one or more cycles of the phase modulated signal allows the PFC controller to determine the peak voltage of the phase modulated signal.

The PFC LED driver circuit supplies an output current to drive LED(s) of an LED apparatus. As the dimming level decreases, the PFC controller decreases a duty cycle of a PFC switch in the PFC LED driver circuit to cause the PFC LED driver circuit to decrease the output current supplied to the LEDs. When the phase modulated signal indicates a dimming level below a threshold value, the PFC controller maintains an approximately constant duty cycle of the PFC switch to, for example, maintain switching efficiency without significantly sacrificing power factor correction.

In at least one embodiment, PFC controller generates a PFC switch control signal to cause the PFC LED driver circuit to respond to decreasing dimming levels as indicated by a dimming signal, such as the phase modulated signal, without decreasing an effective resistance of the PFC LED driver circuit, as perceived by a voltage source of the PFC LED driver circuit, as the dimming level indicated by the dimming signal increases. The phase modulated signal represents one embodiment of the dimming signal.

In at least one embodiment, the PFC controller generates a duly cycle modulated control signal to control a regulated link voltage of the PFC LED driver circuit and decreases the link voltage when a duty cycle of the control signal decreases to a value between zero and a duty cycle threshold value.

In at least one embodiment, the PFC controller generates approximately constant pulse widths for the PFC switch control signal during each cycle of phase modulated signal when a duty cycle of PFC switch control signal is below a predetermined threshold.

In at least one embodiment, the PFC controller generates pulses for the PFC switch control signal during the phase delays of phase modulated signal, wherein the pulses of PFC switch control signal generated during the phase delays have a period significantly greater than a period of the pulses of PFC switch control signal during an active period of phase modulated signal.

FIG. 3 depicts a lighting system 300 having a PFC controller 302 and a PFC LED driver circuit 304. The PFC controller 302 generates a duly cycle modulated PFC switch control signal CS₁ to control the conductivity of switch 306. Switch 306 can be any switch, and, in at least one embodiment, switch 306 is an n-channel field effect transistor (FET). The PFC LED driver circuit 304 is a switching power converter that boosts the phase modulated signal V_Φ to a link voltage V_C1 across hold-up capacitor 308. In at least one embodiment, the link voltage V_C1 has a peak voltage in the range of 200V-400 V. When switch 306 is “OFF” (i.e. non-conductive), diode 310 is forward biased, and inductor 312 drives inductor current i_L1 through diode 310. The inductor current i_L1 through diode 310 charges capacitor 308 to maintain an approximately constant link voltage V_C1. When switch 306 is “ON” (i.e. conductive), the voltage across inductor 312 reverses, diode 310 is reverse biased, and the inductor 312 energizes with the current i_L1. PFC controller 302 controls the duty cycles of PFC switch control signal CS₁ and switch 306 so that current i_L1 is proportional to phase modulated signal V_Φ. Capacitor 314 provides filtering to smooth drive current i_L1 so that the average drive current i_L1 is sinusoidal and in phase with phase modulated signal V_Φ.

The PFC controller 302 includes a digital signal processor 316 to perform various operations including determining the pulse width and dub cycle of PFC switch control signal CS₁. Digital signal processor 316 is, for example, a digital signal processor. In at least one embodiment, the PFC controller 302 determines the pulse width and duty cycle of PFC switch control signal CS₁ utilizing the algorithms disclosed in Melanson V and Melanson VI.

In at least one embodiment, the pulse width T1 of PFC switch control signal CS₁ is determined by digital signal processor 316 by executing a control signal state algorithm represented by Equation [1]:

$\begin{array}{cc}T{1}^2=\frac{2·L}{V_{\mathrm{\Phi \_pk}}^2}·P·\mathrm{TT}·\left(1-\frac{V_{\Phi }}{V_{C1}}\right).& \left[1\right]\end{array}$ “T1” is the pulse width of the PFC switch control signal CS₁. “L” represents an inductance value of inductor 312. “V_Φ—pk” is a peak voltage of phase modulated signal V_Φ without phase delays. “P” represents a power demand variable related to the power demand of LED apparatus 322. In at least one embodiment, P is a proportional integrator output value as described in Melanson V and Melanson VI. “TT” is the period of PFC switch control signal CS₁ and, in at least one embodiment, is also determined as described in Melanson V and Melanson VI. “V_Φ” is a sampled value of phase modulated signal V_Φ. “V_C1” is a sampled value of the link voltage V_C1.

In at least one embodiment, all of the PFC control parameters of Equation [1] are known, can be reliably determined directly, or can be reliably determined from the feedback signals V_Φ′ and V_C1′ except V_Φ—pk. Because phase modulated signal V_Φ includes phase delays when dimming the LEDs of LED apparatus 322, the peak voltage V_Φ—pk of phase modulated signal V_Φ cannot always be directly measured. However, as described in conjunction with FIGS. 4 and 5, the phase delays of phase modulated signal V_Φ can be used by digital signal processor 316 to estimate V_Φ—pk.

In at least one embodiment, PFC controller 302 also controls the output current i_OUT in accordance with the exemplary systems and methods described in Melanson IV.

FIGS. 4 and 5 depict cycles of phase modulated signal V_Φ having various leading and trailing edge phase delays. Waveforms 400 represent two cycles 402 and 404 having a peak voltage of V_Φ—pk. Cycle 402 includes two phase delays α0 and α1, and cycle 404 includes two phase delays α2 and α3. The peak voltage V_Φ—pk can be measured directly from cycle 402 because the phase delays α0 and α1 are less than T/4, where T is the period of phase modulated signal V_Φ. However, the peak voltage V_Φ—pk cannot be measured directly from cycle 404 because the phase delays α2 and α3 are greater than T/4. Although the peak voltage V_Φ—pk can be measured directly from cycle 402, in at least one embodiment, the digital signal processor 316 determines the peak voltage V_Φ—pk for all cycles of phase modulated signal V_Φ. In at least one embodiment, the digital signal processor 316 periodically or intermittently determines the peaks voltage V_Φ—pk. In at least one embodiment, the digital signal processor 316 measures each peak voltage V_Φ—pk from each cycle that can be measured.

Referring to FIGS. 3, 4, and 5, phase delay detector 318 receives phase modulated signal V_Φ and, in at least one embodiment, determines a digital value of each phase delay αX and βX in each cycle of phase modulated signal V_Φ, where X is an index value. To determine the peak voltage V_Φ—pk from the phase delays of phase modulated signal V_Φ, phase delay detector 318 detects the phase delays of each cycle of phase modulated signal V_Φ. In at least one embodiment, phase delay detector 318 generates a digital value of phase delay signal Φ for each phase delay detected in phase modulated signal V_Φ. Each digital value of phase delay signal Φ represents a phase delay, and each phase delay indicates a dimming level. For example, a 50 Hz phase modulated signal V_Φ has a period of 1/50 or 0.02 seconds. A dimming level of 25% is represented by a phase delay of (0.5·0.02)·0.25 seconds. Where (0.5·0.02) represents the duration of each half cycle of phase modulated signal V_Φ and 0.25 represents the dimming level. Thus, each phase delay signal Φ can also be referred to as a dimmer signal.

Digital signal processor 316 determines the peak voltage V_Φ—pk from the phase delay signal Φ. Each half cycle of phase modulated signal V_Φ represents 180 degrees. Each phase delay can be converted into an equivalent phase angle in accordance with Equation [2]:phase angle=(2·phase delay)/(T)×180°  [2]where T is the period of phase modulated signal V_Φ.

In at least one embodiment, digital signal processor 316 determines the peak voltage V_Φ—pk in accordance with Equation [3]:V_Φ—pk=abs{V_Ax/[sin(phase angle)]}  [3],where “abs” represents the absolute value function of the quantity enclosed by the brackets and V_Ax represents a peak voltage of the leading or trailing edge associated with the phase delay, and “x” is an index.

For example, if phase modulated signal V_Φ is a 50 Hz signal and α0=α1, from Equations [2] and [3] the peak voltage V_Φ—pk for the first half of cycle 402 equals abs{V_A0/[sin((2·α0)/0.02)·180)]. If α2=α3, from Equations [2] and [3], the peak voltage V_Φ—pk for the second half of cycle 402 equals abs{V_A1/[sin((2·α2)/0.02)·180)].

In at least one embodiment, phase delays α0 and α1 are independently generated as, for example, described in Melanson II and Melanson III. When phase delays in a cycle are independently generated, the peak voltage V_Φ—pk can be updated for each independently generated phase delay.

FIG. 5 depicts a leading edge phase delay ca and a trailing edge phase delay β0. In at least one embodiment, digital signal processor 316 determines the peak-voltage V_Φ—pk in accordance with Equations [2] and [3] for independently generated leading and trailing edge phase delays. When detecting independently generated leading and trailing edge phase delays, in at least one embodiment, digital signal processor 316 receives the raw phase modulated signal V_Φ—RAW to determine start and stop times of each half cycle of a cycle by, for example, sensing the polarity of each half cycle.

FIG. 6 depicts a time-based phase delays detector 600 that represents one embodiment of phase delays detector 318. Comparator 602 compares phase modulated signal V_Φ to a known reference Vref. The reference V_ref is generally the cycle cross-over point voltage of phase modulated signal V_Φ, such as a neutral potential of a building AC voltage. In at least one embodiment, the reference V_ref is a voltage value just greater than any expected voltage ripples of the neutral potential. The counter 604 counts the number of cycles of clock signal f_clk that occur until the comparator 602 indicates that an edge of phase modulated signal V_Φ has been reached. Since the frequency of phase modulated signal V_Φ and the frequency of clock signal f_clk is known, the phase delay indicated by phase delay signal Φ can be determined from the count of cycles of clock signal f_clk that occur until the comparator 602 indicates that the edge of phase modulated signal V_Φ has been reached. Thus, phase delay detector 600 is a time-based phase delay detector that detects the phase delays phase delay indicated by phase delay signal Φ using a time-based process.

FIG. 7 depicts exemplary waveforms 700 representing one cycle 702 of phase modulated signal V_Φ and pulse waveforms of PFC switch control signal CS₁. In at least one embodiment, the PFC controller 302 continues to pulse the PFC switch 306. i.e. turn the PFC switch 3060N and OFF, during phase delays of phase modulated signal V_Φ to increase the effective resistance R_EFF—1 of PFC LED driver circuit 304 without additional external components and without additional loss of efficiency.

The phase delays α2 of cycle 702 of phase modulated signal V_Φ indicate dimming levels for the LEDs. Increasing phase delays indicate increasing dimming levels and decreasing power demand from PFC LED driver circuit. Referring to FIGS. 3 and 7, half cycles 704 and 706 of phase modulated signal V_Φ each include respective active (uncut) regions 708 and 710 having an active time period T_A (referred to as “active period T_A”). The active period T_A Plus the phase delay α2 equals the half cycle period T/2 of cycle 702. Referring to FIG. 1, conventional PFC driver circuit and controllers, such as light source driver circuit 106, cut off the output current i_OUT during the phase delay α2. The phase modulated signal V_Φ of FIG. 1 often has ripples during the phase delay α2 that can cause problems, such as making the edges of phase modulated signal V_Φ difficult to detect.

Referring to FIGS. 3 and 7, in at least one embodiment, during the phase delay α2, PFC controller 302 generates pulses 712 that decrease the effective resistance R_EFF—1 of PFC switch control signal CS₁ and attenuates ripples of phase modulated signal V_Φ during phase delay α2. By attenuating the ripples of phase modulated signal V_Φ during α2, phase modulated signal V_Φ is approximately 0 V during phase delay α2 as shown in cycle 702. Attenuating the ripples facilitates more accurate edge detection by phase delay detector 318. A more accurate edge detection facilitates a more accurate determination of the dimming level indicated by phase modulated signal V_Φ and a more accurate determination of peak voltage V_Φ—pk. The periods and duty cycles of PFC switch control signal CS₁ during phase delay α2 are not drawn to scale. In at least one embodiment, the periods and duty cycles of PFC switch control signal CS₁ are sufficient enough to attenuate the ripples of phase modulated signal V_Φ. In at least one embodiment, the period of PFC switch control signal CS₁ during phase delay α2 is 0.0001 seconds to 0.0002 seconds, which equates to a switching frequency ranging from 10 kHz to 20 kHz. Keeping a dimmer, such as dimmer 104 (FIG. 1) loaded during phase delays improves dimmer performance, thus, removing the need for the additional damping circuitry 282 of LED lamp driver 280 (FIG. 2).

Generally, during the active period T_A of phase modulated signal V_Φ, PFC controller 302 determines the pulse widths of PFC switch control signal CS₁ in accordance with Equation [1]. However, as the phase delay β2 increases, the duty cycle of PFC switch control signal CS₁ also decreases. In at least one embodiment, once the duty cycle of PFC switch control signal CS₁ is below a duty cycle threshold, the [1−(V_Φ/V_C1)] term of Equation [1] becomes approximately 1. Accordingly, in at least one embodiment, once the duty cycle of PFC controller 302 is below the duty cycle threshold, PFC controller 302 generates pulses 714 of PFC switch control signal CS₁ with a constant pulse width and constant duty cycle. In at least one embodiment, the PFC controller 302 generates pulses 714 within a frequency range of 25 kHz to 150 kHz to avoid audio frequencies at the low frequency end and avoid switching inefficiencies on the high frequency end. Additionally, in lighting applications, frequencies associated with commercial electronic devices, such as infrared remote controls, are avoided. In at least one embodiment, the particular duty cycle threshold is a matter of design choice and is, for example, chosen to be a duty cycle when [1−(V_Φ/V_C1)] term of Equation [1] becomes approximately 1 so that the decreasing the duty cycle does not have an unacceptable effect on the performance of lighting system 300. In at least one embodiment the duty cycle threshold is 0.4.

Pulses 716 of control signal CS₁ represent a time expanded window 718 of pulses 714 to illustrate the constant pulse widths of pulses 714. The pulses 716 are exemplary and not necessarily to scale. The duration of window 718 is T_A/X, and X is a factor equal to 5/(frequency of PFC switch control signal CS₁).

FIG. 8 depicts an effective resistance model of PFC LED driver circuit 304. PFC LED driver circuit 304 has an effective resistance R_EFF—1 from the perspective of a mains voltage source such as the AC voltage source 101 (FIG. 1). In at least one embodiment. PFC controller 302 generates a PFC switch control signal CS₁ to cause PFC LED driver circuit 304 to respond to the dimming level indicated by the phase delay signal Φ without decreasing an effective resistance R_EFF—1 of the PFC LED driver circuit 304, as perceived by a voltage source of the PFC LED driver circuit 304, as the dimming level indicated by the signal increases. Keeping the effective resistance R_EFF—1 of the PFC LED driver circuit 304 from decreasing as dimming levels increase conserves power.

In at least one embodiment, digital signal processor 316 monitors power demand of the LED apparatus 322 by monitoring the value of power demand variable P in Equation [1]. As power demand of the LED apparatus 322 decreases due to, for example, increased dimming, the value of power demand variable P decreases. By determining the pulse width of PFC switch control signal CS₁ in accordance with Equation [1], digital signal processor 316 decreases the pulse width and, thus, the duty cycle of PFC switch control signal CS₁. Decreasing the duty cycle of PFC switch control signal CS₁ keeps the effective resistance R_EFF—1 from increasing with increasing dimming levels.

FIG. 9 depicts exemplary relationships between phase modulated signal V_Φ and the inductor current i_L1 without dimming in view 902 and with dimming in view 904. Referring to FIGS. 3 and 9, the effective resistance R_EFF—1 of PFC load driver circuit 304 equals V_Φ/i_L1. In view 902, phase modulated signal V_Φ has no phase delays, which indicates no dimming. Because PFC load driver circuit 304 is power factor corrected, the inductor current i_L1 tracks and is in phase with the phase modulated signal V_Φ. In view 904, phase modulated signal V_Φ includes phase delays α1 and α2, which indicates dimming. The dashed lined waveforms 906 and 908 represent the values of the inductor current i_L1 if the inductor current i_L1 had not decreased with dimming. The solid lined waveforms 910 and 912 indicate the actual value of inductor current i_L1 as controlled by PFC controller 302. Thus, the effective resistance R_EFF—1 of PFC load driver circuit 304 does not decrease as dimming levels increase and, in at least one embodiment, actually increases as dimming levels increase.

FIG. 10 depicts an exemplary, graphical relationship 1000 between duty cycles of PFC switch control signal CS₁ and the link voltage V_C1. Referring to FIGS. 3 and 10, PFC load driver circuit 304 boosts the phase modulated signal V_Φ to different link voltages V_C1 depending upon the duty cycle of PFC switch control signal CS₁. Decreasing the power demand of LED apparatus 322 results in a decreasing value of the power demand variable P in Equation [1]. In accordance with Equation [1], PFC controller 302 responds to decreasing power demand by LED apparatus 322 by decreasing the duty cycle of PFC switch control signal CS₁. The decreasing power demand by LED apparatus 322 is, for example, caused by dimming the LEDs of LED apparatus 322. In at least one embodiment, boosting the phase modulated signal V_Φ to the high link voltage V_C1—H results in a boost of 120 VAC to an approximately 400 V direct current voltage. As the duty cycle of PFC switch control signal CS₁ decreases with decreased power demand by LED apparatus 322, PFC load driver circuit 304 loses efficiency via, for example, switching losses associated with switch 306.

Accordingly, in at least one embodiment, PFC controller 302 generates the duty cycle modulated PFC switch control signal CS₁ to control the regulated link voltage Vc1 of the PFC LED driver circuit 304. PFC controller 302 decreases the link voltage V_C1 from a high link voltage value V_C1—H to a low link voltage value V_C1—L when the duty cycle of the PFC switch control signal CS₁ decreases to a value between zero and a duty cycle threshold DC_TH. The particular value of the duty cycle threshold DC_TH is a matter of design choice and is, for example, chosen to increase the efficiency of PFC load driver circuit 304 while providing an adequate link voltage V_C1 to provide the power demand needs of LED apparatus 322. In at least one embodiment, the duty cycle threshold DC_TH is set at 0.5. In at least one embodiment, for phase modulated signal V_Φ having a voltage peak V_Φ—pk of 120V, the high link voltage V_C1—H is any value within a range of approximately 200V to 400V for a low link voltage V_C1—L having a respective value within a range of approximately 120V to 175V.

The slope and shape of the transition 1002 from the high link voltage V_C1—H to the low link voltage V_C1—L are matters of design choice and depend upon, for example, a desired transition between high link voltage V_C1—H and the low link voltage V_C1—L. In at least one embodiment, the slope is 90 degrees, which indicates two possible values, V_C1—H and V_C1—L, for link voltage V_C1. In other embodiments, the slope is less than 90 degrees and indicates multiple values of link voltage V_C1 between high link voltage V_C1—H and the low link voltage V_C1—L. The shape of transition 1002 can be linear or nonlinear.

FIGS. 11 and 12 depict exemplary embodiments of LED apparatus 322. LED apparatus 1100 includes one or more LED(s) 1102. The LED(s) 1102 can be any type of LED including white, amber, other colors, or any combination of LED colors. Additionally, the LED(s) 1102 can be configured into any type of physical arrangement, such as linearly, circular, spiral, or any other physical arrangement. In at least one embodiment, each of LED(s) 1102 is serially connected. Capacitor 1104 is connected in parallel with LED(s) 1102 and provides filtering to protect the LED(s) 1102 from AC signals. Inductor 1106 smoothes energy from LED current i_OUT to maintain an approximately constant current i_OUT when PFC switch 306 is ON. Diode 1108 allows continuing current flow when switch PFC 306 is OFF.

In switching LED system 1210, inductor 1212 is connected in series with LED(s) 1102 to provide energy storage and filtering. Inductor 1212 smoothes energy from LED current i_OUT to maintain an approximately constant current i_OUT when PFC switch 306 is ON. Diode 1214 allows continuing current flow when PFC switch 306 is OFF. Although two specific embodiments of LED apparatus 322 have been described, LED apparatus 322 can be any LED, array of LED(s), or any switching LED system.

Thus, a PFC controller 302 determines at least one power factor correction control parameter from phase delays of phase modulated signal V_Φ.

In at least one embodiment, as a dimming level decreases, the PFC controller 302 decreases a duty cycle of PFC switch 306 in the PFC LED driver circuit 304 to cause the PFC LED driver circuit 304 to decrease the output current supplied to the LEDs. When the phase modulated signal V_Φ indicates a dimming level below a threshold value Φ_TH, the PFC controller 302 maintains an approximately constant duty cycle of the PFC switch 306 to, for example, maintain switching efficiency without significantly sacrificing power factor correction.

In at least one embodiment, PFC controller 302 generates a PFC switch control signal CS₂ to cause the PFC LED driver circuit 304 to respond to decreasing dimming levels as indicated by a dimming signal, such as the phase modulated signal V_Φ, without decreasing an effective resistance of the PFC LED driver circuit 304.

In at least one embodiment, the PFC controller 302 generates a duty cycle modulated PFC switch control signal CS₁ to control a regulated link voltage V_C1 of the PFC LED driver circuit 304 and decreases the link voltage V_C1 when a duty cycle of the PFC switch control signal CS₁ decreases to a value between zero and a duty cycle threshold value DC_TH.

Although the present invention has been described in detail, it should be understood that various changes, substitutions and alterations can be made hereto without departing from the spirit and scope of the invention as defined by the appended claims.

Claims

1. A light emitting diode (LED) lighting system comprising: a power factor correction (PFC) controller comprising: an input to receive a phase delay signal indicating a phase delay of a phase modulated dimmer signal; anda digital signal processor, coupled to the input, to receive the phase delay signal and determine a PFC control operating parameter from the phase delay signal and to generate a PFC switch control signal using the determined operating parameter.

2. The LED lighting system of claim 1 further comprising: a time-based phase delay detector to detect the phase delay of the phase modulated signal and generate the phase delay signal as a digital signal.

3. The LED lighting system of claim 1 wherein the digital signal processor is further configured to execute a control signal state algorithm to determine a pulse width of the PFC switch control signal.

4. The LED lighting system of claim 1 wherein the operating parameter is a peak voltage of the phase modulated dimmer signal.

5. The LED lighting system of claim 1 wherein the phase delay signal indicates a dimming level and the PFC controller is further configured to generate a PFC switch control signal to cause a PFC LED driver circuit to respond to the dimming level indicated by the signal without decreasing an effective resistance of the PFC LED driver circuit, as perceived by a voltage source of the PFC LED driver circuit, as the dimming level indicated by the signal increases.

6. The LED lighting system of claim 1 wherein the PFC controller is further configured to generate a duty cycle modulated control signal to control a regulated link voltage of a PFC LED driver circuit and to decrease the link voltage when a duty cycle of the control signal decreases to a value between zero and a duty cycle threshold value.

7. The LED lighting system of claim 1 wherein the PFC controller is further configured to generate approximately constant pulse widths for the PFC switch control signal during each cycle of phase modulated signal when a duty cycle of PFC switch control signal is below a predetermined threshold.

8. The LED lighting system of claim 1 wherein the PFC controller is further configured to generate pulses for the PFC switch control signal during the phase delays of the phase modulated signal, wherein the pulse widths and duty cycles of the pulses of the PFC switch control signal generated during the phase delays are sufficient to attenuate ripple of the phase modulated signal during the phase delays of phase modulated signal.

9. The LED lighting system of claim 8 wherein the pulses of PFC switch control signal generated during the phase delays have a period significantly greater than a period of the pulses of the PFC switch control signal during an active period of phase modulated signal.

10. A method of controlling a light emitting diode (LED) lighting system, the method comprising: receiving a phase delay signal indicating a phase delay of a phase modulated dimmer signal;determining a PFC control operating parameter from the phase delay signal using a digital signal processor; andgenerating a PFC switch control signal using the determined operating parameter.

11. The method of claim 10 further comprising: detecting the phase delay of the phase modulated signal using a time-based phase delay detector; andgenerating the phase delay signal as a digital signal.

12. The method of claim 10 further comprising: executing a control signal state algorithm to determine a pulse width of the PFC switch control signal.

13. The method of claim 10 wherein the operating parameter is a peak voltage of the phase modulated dimmer signal.

14. The method of claim 10 wherein the phase delay signal indicates a dimming level, the method further comprising: generating a power factor correction control signal to cause a PFC LED driver circuit to respond to the dimming level indicated by the signal without decreasing an effective resistance of the PFC load driver circuit, as perceived by a voltage source of the PFC load driver circuit, as the dimming level indicated by the signal increases.

15. The method of claim 10 further comprising: generating a duty cycle modulated control signal to control a regulated link voltage of a PFC LED driver circuit; anddecreasing the link voltage when a duty cycle of the control signal decreases to a value between zero and a duty cycle threshold value.

16. The method of claim 10 further comprising: generating approximately constant pulse widths for the PFC switch control signal during each cycle of phase modulated signal when a duty cycle of PFC switch control signal is below a predetermined threshold.

17. The method of claim 10 further comprising: generating pulses for the PFC switch control signal during the phase delays of the phase modulated signal, wherein the pulse widths and duty cycles of the pulses of the PFC switch control signal generated during the phase delays are sufficient to attenuate ripple of the phase modulated signal during the phase delays of phase modulated signal.

18. The method of claim 17 wherein the pulses of PFC switch control signal generated during the phase delays have a period significantly greater than a period of the pulses of the PFC switch control signal during an active period of phase modulated signal.

19. A light emitting diode (LED) lighting system comprising: a power factor correction (PFC) controller to receive a signal indicating a dimming level and to generate a PFC switch control signal to cause a PFC LED driver circuit to respond to the dimming level indicated by the signal without decreasing an effective resistance of the PFC load driver circuit, as perceived by a voltage source of the PFC load driver circuit, as the dimming level indicated by the signal increases.

20. The lighting system of claim 19 wherein the PFC controller is further configured to decrease a duty cycle of the PFC switch control signal as the dimming level decreases until the dimming level reaches a dimming level threshold and to keep the duty cycle of the PFC switch control signal approximately constant for dimming levels below the dimming level threshold.

21. The lighting system of claim 19 wherein the PFC controller is further configured to increase the effective resistance of the PFC load driver circuit as the dimming level indicated by the dimming signal decreases.

22. A method of controlling a light emitting diode (LED) lighting system, the method comprising: receiving a signal indicating a dimming level; andgenerating a power factor correction control signal to cause a PFC LED driver circuit to respond to the dimming level indicated by the signal without decreasing an effective resistance of the PFC load driver circuit, as perceived by a voltage source of the PFC load driver circuit, as the dimming level indicated by the signal increases.

23. The method of claim 22 further comprising: decreasing a duty cycle of the PFC switch control signal as the dimming level decreases until the dimming level decreases to a dimming level threshold; andkeeping the duty cycle of the PFC switch control signal approximately constant for dimming levels below the dimming level threshold.

24. The method of claim 22 further comprising: increasing the effective resistance of the PFC load driver circuit as the dimming level indicated by the dimming signal decreases.

25. A light emitting diode (LED) lighting system comprising: a power factor correction (PFC) controller to generate a duty cycle modulated control signal to control a regulated link voltage of a PFC LED driver circuit and to decrease the link voltage when a duty cycle of the control signal decreases to a value between zero and a duty cycle threshold value.

26. The LED lighting system of claim 25 wherein the PFC LED driver circuit is configured to operate from a mains voltage, and the PFC controller is configured to decrease the link voltage to approximately equal to the mains voltage.

27. The LED lighting system of claim 25 wherein the duty cycle threshold value is a member of the group consisting of 0.5 and between 0.25 and 0.5.

28. A method of controlling a light emitting diode (LED) lighting system, the method comprising: generating a duty cycle modulated control signal to control a regulated link voltage of a PFC LED driver circuit; anddecreasing the link voltage when a duty cycle of the control signal decreases to a value between zero and a duty cycle threshold value.

29. The method of claim 28 wherein the PFC LED driver circuit is configured to operate from a mains voltage, the method further comprising: decreasing the link voltage to approximately equal to the mains voltage.

30. The method of claim 28 wherein the duty cycle threshold value is a member of the group consisting of 0.5 and between 0.25 and 0.5.

31. A light emitting diode (LED) lighting system comprising: a power factor correction (PFC) controller comprising: an input to receive a phase delay signal indicating a phase delay of a phase modulated dimmer signal; andwherein the PFC controller is configured to receive the phase delay signal and to generate pulses for the PFC switch control signal during the phase delays of the phase modulated signal, wherein the pulse widths and duty cycles of the pulses of the PFC switch control signal generated during the phase delays are sufficient to attenuate ripple of the phase modulated signal during the phase delays of phase modulated signal.

32. A method of controlling a light emitting diode (LED) lighting system, the method comprising: receiving a phase delay signal indicating a phase delay of a phase modulated dimmer signal;generating pulses for a PFC switch control signal during the phase delays of the phase modulated signal, wherein the pulse widths and duty cycles of the pulses of the PFC switch control signal generated during the phase delays are sufficient to attenuate ripple of the phase modulated signal during the phase delays of phase modulated signal.