Patent Grant
9291862
This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2011-176690, filed Aug. 12, 2011, the entire contents of which are incorporated herein by reference.
Embodiments described herein relate generally to a liquid crystal display apparatus.
Recently, flat display apparatuses have been actively developed, and among others, a liquid crystal display apparatus has been particularly drawing attention for its advantages such as light weight, small thickness, and low power consumption. In particular, regarding an active matrix type liquid crystal display apparatus in which a switching element is incorporated in each pixel, attention has been focused on a structure that uses a lateral electric field (including a fringe electric field), such as an in-plane switching (IPS) mode and a fringe field switching (FFS) mode. The liquid crystal display apparatus of such a lateral electric field mode comprises a pixel electrode and a counter electrode that are formed in an array substrate, and switches a liquid crystal molecule by a lateral electric field substantially parallel to the main surface of the array substrate.
On the other hand, there has also been suggested a technique for switching liquid crystal molecules by a lateral electric field and an oblique electric field generated between a pixel electrode formed on an array substrate and a counter electrode formed on a counter substrate.
A liquid crystal display apparatus according to an embodiment includes an array substrate, a counter substrate provided to face the array substrate, and a liquid crystal layer held in a gap formed by providing a spacer between the array substrate and the counter substrate.
The array substrate comprises a belt-shaped primary pixel electrode located along a first direction, source wiring lines extending along the first direction on two sides across the primary pixel electrode, an auxiliary capacitive line provided along a second direction that intersects with the first direction, a contact portion provided in a region where the primary pixel electrode intersects with the auxiliary capacitive line, and gate wiring lines extending along the second direction on two sides across the auxiliary capacitive line.
The counter substrate includes a common electrode provided along the first direction in a region facing the source wiring line.
The spacer is formed on at least the primary pixel electrode or the common electrode.
The spacer is preferably formed on the primary pixel electrode or the common electrode and on the gate wiring line or the auxiliary capacitive line.
In the liquid crystal display apparatus according to the embodiment, light transmittance is lower on the primary pixel electrode or the common electrode. Therefore, light leakage resulting from the disordered alignment of liquid crystal around the spacer can be well prevented by forming the spacer on the primary pixel electrode or the common electrode.
The spacer may be created either on the side of the array substrate or on the side of the counter substrate.
Hereinafter, the present embodiment will be described in detail with reference to the drawings. It is to be noted that components having identical or similar functions are provided with the same reference numerals throughout the drawings and are not repeatedly described.
That is, the liquid crystal display apparatus comprises an active matrix type liquid crystal display panel LPN. The liquid crystal display panel LPN comprises an array substrate AR which is a first substrate, a counter substrate CT which is a second substrate located to face the array substrate AR, and a liquid crystal layer LQ held in a gap formed via an unshown spacer between the array substrate AR and the counter substrate CT. Such a liquid crystal display panel LPN comprises an active area ACT for displaying images. The active area ACT comprises a plurality of m×n pixels PX arranged in matrix form (note that m and n are positive integers).
The liquid crystal display panel LPN comprises, in the active area ACT, n gate wiring lines G (G1 to Gn), n auxiliary capacitive lines C (C1 to Cn), and m source wiring lines S (S1 to Sm). The gate wiring lines G and the auxiliary capacitive lines C substantially linearly extend, for example, along a first direction X. The gate wiring lines G and the auxiliary capacitive lines C are alternately arranged in parallel along a second direction Y that intersects with the first direction X. Here, the first direction X and the second direction Y are substantially perpendicular to each other. The source wiring lines S intersect with the gate wiring lines G and the auxiliary capacitive lines C. The source wiring lines S substantially linearly extend along the second direction Y. The gate wiring lines G, the auxiliary capacitive lines C, and the source wiring lines S do not necessarily have to linearly extend and may be partly bent.
Each of the gate wiring lines G is drawn out of the active area ACT, and is connected to a gate driver GD. Each of the source wiring lines S is drawn out of the active area ACT, and is connected to a source driver SD. The gate driver GD and the source driver SD are at least partly connected to, for example, a drive IC chip 2 which is formed in the array substrate AR and which has a controller therein.
Each of the pixels PX comprises a switching element SW, a pixel electrode PE, and a common electrode CE. A retention capacity Cs is formed, for example, between the auxiliary capacitive line C and the pixel electrode PE. The auxiliary capacitive line C is electrically connected to a voltage applied section VCS to which an auxiliary capacitive voltage is applied.
In the present embodiment, the liquid crystal display panel LPN is configured to have the pixel electrode PE formed in the array substrate AR and at least part of the common electrode CE formed in the counter substrate CT. An electric field formed between the pixel electrode PE and the common electrode CE is mainly used to switch liquid crystal molecules in the liquid crystal layer LQ. The electric field formed between the pixel electrode PE and the common electrode CE is an oblique electric field slightly tilted relative to an X-Y plane defined by the first direction X and the second direction Y or relative to the main surface of the substrate (or is a lateral electric field substantially parallel to the main surface of the substrate).
The switching element SW comprises, for example, an n-channel thin film transistor (TFT). This switching element SW is electrically connected to the gate wiring line G and the source wiring line S. Such a switching element SW may be either a top gate type or a bottom gate type. Although a semiconductor layer of the switching element SW is made of, for example, polysilicon, the semiconductor layer may otherwise be made of amorphous silicon.
The pixel electrode PE is located in each of the pixels PX, and is electrically connected to the switching element SW. The common electrode CE is located to be shared by the pixel electrodes PE of the pixels PX via the liquid crystal layer LQ. The pixel electrode PE and the common electrode CE are made of a light-transmitting conductive material such as indium tin oxide (ITO) or indium zinc oxide (IZO), but may otherwise be made of other metal materials such as aluminum.
The array substrate AR comprises a power supply VS for applying a voltage to the common electrode CE. This power supply VS is formed, for example, outside the active area ACT. The common electrode CE is drawn out of the active area ACT, and is electrically connected to the power supply VS via an unshown conductive member.
The shown pixel PX has an oblong shape smaller in the length along the first direction X than in the length along the second direction Y, as indicated by broken lines. The gate wiring line G1 and the gate wiring line G2 extend along the first direction X. The auxiliary capacitive line C1 is located between the gate wiring line G1 and the gate wiring line G2 that are adjacent to each other. The auxiliary capacitive line C1 extends along the first direction X. The source wiring line S1 and the source wiring line S2 extends along the second direction Y. The pixel electrode PE is located between the source wiring line S1 and the source wiring line S2 that are adjacent to each other. This pixel electrode PE is also located between the gate wiring line G1 and the gate wiring line G2.
In the example shown, the source wiring line S1 is located at the left end of the pixel PX, and the source wiring line S2 is located at the right end. Strictly, the source wiring line S1 is located on the border between this pixel PX and the adjacent pixel at its left, and the source wiring line S2 is located on the border between this pixel PX and the adjacent pixel at its right. The gate wiring line G1 is located at the upper end of the pixel PX, and the gate wiring line G2 is located at the lower end. Strictly, the gate wiring line G1 is located on the border between this pixel PX and the adjacent pixel at its top, and the gate wiring line G2 is located on the border between this pixel PX and the adjacent pixel at its bottom. The auxiliary capacitive line C1 is located substantially in the center of the pixel.
In the example shown, the switching element SW is electrically connected to the gate wiring line G1 and the source wiring line S1. This switching element SW is provided at the intersection of the gate wiring line G1 and the source wiring line S1. A drain wiring line of the switching element SW extends along the source wiring line S1 and the auxiliary capacitive line C1, and is electrically connected to the pixel electrode PE via a contact hole CH formed in a region that overlaps the auxiliary capacitive line C1. Such a switching element SW is provided in a region that overlaps the source wiring line S1 and the auxiliary capacitive line C1, and hardly extends beyond the region that overlaps the source wiring line S1 and the auxiliary capacitive line C1, thus inhibiting the reduction of the area of an opening that contributes to display.
The pixel electrode PE comprises the primary pixel electrode PA and a contact portion PC electrically connected to each other. The primary pixel electrode PA linearly extends up to the vicinities of the upper and lower ends the pixel PX from the contact portion PC along the second direction Y. Such a primary pixel electrode PA is in a belt shape having substantially the same width along the first direction X. The contact portion PC is located in a region that overlaps the auxiliary capacitive line C1, and is electrically connected to the switching element SW via the contact hole CH. This contact portion PC is formed to be greater in width than the primary pixel electrode PA.
Such a pixel electrode PE is located at a substantially intermediate position between the source wiring line S1 and the source wiring line S2, that is, located in the center of the pixel PX. The distance between the source wiring line S1 and the pixel electrode PE along the first direction X is substantially equal to the distance between the source wiring line S2 and the pixel electrode PE along the first direction X.
The common electrode CE comprises primary common electrodes CA. In the X-Y plane, the primary common electrodes CA linearly extend along the second direction Y substantially parallel to the primary pixel electrode PA on two sides across the primary pixel electrode PA. Alternatively, the primary common electrodes CA respectively face the source wiring lines S, and extend substantially parallel to the primary pixel electrode PA. Such a primary common electrode CA is in a belt shape having substantially the same width along the first direction X.
In the example shown, two primary common electrodes CA are arranged parallel to each other along the first direction X, and are located at right and left ends of the pixel PX, respectively. Hereinafter, in order to differentiate these primary common electrodes CA, the left primary common electrode in the diagram is referred to as CAL, and the right primary common electrode in the diagram is referred to as CAR. The primary common electrode CAL faces the source wiring line S1, and the primary common electrode CAR faces the source wiring line S2. The primary common electrode CAL and the primary common electrode CAR are electrically connected to each other inside or outside the active area.
In the pixel PX, the primary common electrode CAL is located at the left end, and the primary common electrode CAR is located at the right end. Strictly, the primary common electrode CAL is located on the border between this pixel PX and the adjacent pixel at its left, and the primary common electrode CAR is located on the border between this pixel PX and the adjacent pixel at its right.
With regard to the positional relation between the pixel electrode PE and the primary common electrode CA, the pixel electrodes PE and the primary common electrodes CA are alternately arranged along the first direction X. The pixel electrodes PE and the primary common electrodes CA are arranged substantially parallel to each other. In this case, in the X-Y plane, none of the primary common electrodes CA overlap the pixel electrodes PE.
That is, one pixel electrode PE is located between the primary common electrode CAL and the primary common electrode CAR that are adjacent to each other. In other words, the primary common electrode CAL and the primary common electrode CAR are arranged on two sides across the position immediately above the pixel electrode PE. Alternatively, the pixel electrode PE is located between the primary common electrode CAL and the primary common electrode CAR. Thus, the primary common electrode CAL, the primary pixel electrode PA, and the primary common electrode CAR are arranged along the first direction X in this order.
The distance between the pixel electrode PE and the common electrode CE along the first direction X is substantially fixed. That is, the distance between the primary common electrode CAL and the primary pixel electrode PA along the first direction X is substantially equal to the distance between the primary common electrode CAR and the primary pixel electrode PA along the first direction X.
According to the embodiment, in the liquid crystal display panel shown in
The spacer is preferably formed in a region on the pixel electrode PE or the primary common electrode CA and on the gate wiring line G or the retention capacity Cs which serves as a common wiring line. Such a region includes, for example, a region SS1 in the contact portion PC where the pixel electrode PE intersects with the retention capacity Cs, regions SS3 and SS6 where the primary common electrode CA intersects with the retention capacity Cs, and regions SS2, SS4, SS5, and SS7 where the primary common electrode CA intersects with the gate wiring line G. The spacer can be formed in at least one of these regions. Particularly preferably, the spacer can be provided in at least the contact hole CH of the contact portion PC.
Alternatively, the spacer can be provided on a secondary pixel electrode PAS provided along the second direction that intersects with the primary pixel electrode PA.
When two or more spacers are provided, spacers different in height from each other can be used. If the spacers different in height are provided, the liquid crystal display apparatus tends to be stronger against pressure on its surface, and the formation of air bubbles in the liquid crystal layer of the liquid crystal display panel under a low-temperature environment can be inhibited.
A backlight unit 4 is located in the rear of the array substrate AR that constitutes the liquid crystal display panel LPN. Various forms of backlight units 4 are applicable. Moreover, a backlight unit that uses a light-emitting diode (LED) or a cold cathode fluorescent lamp (CCFL) as a light source is also applicable. The detailed structure of the backlight unit is not described.
The array substrate AR is formed by using a light-transmitting first insulating substrate 10. The auxiliary capacitive line C1 extending in the first direction is formed on a first interlayer insulating film 11, and is covered by a second insulating film 12. The unshown gate wiring line is also formed between the first interlayer insulating film 11 and the second insulating film 12.
A drain electrode WD of the switching element, the source wiring line S1, and the source wiring line S2 are formed on the second insulating film 12, and is covered by a third insulating film 13. The drain electrode WD is located apart from the source wiring line S1 and the source wiring line S2, and positioned therebetween. The third insulating film 13 has the contact hole CH passing therethrough up to the drain electrode WD.
The contact portion PC of the pixel electrode PE, the primary common electrode CAL, and the primary common electrode CAR are formed on the upper surface of the same insulating film, that is, the upper surface of the third insulating film 13, but are located apart from one another. The contact portion PC extends in the contact hole CH, and is electrically connected to the drain electrode WD which is connected to the switching element. The pixel electrode PE having such a contact portion PC is located inside the positions immediately above the adjacent source wiring line S1 and source wiring line S2. That is, the pixel electrode PE is located between the primary common electrode CAL located immediately above the source wiring line S1 and the primary common electrode CAR located immediately above the source wiring line S2.
A first alignment film AL1 is located on the surface of the array substrate AR facing the counter substrate CT, and extends over substantially the entire active area ACT. This first alignment film AL1 is also located on the contact portion PC of the pixel electrode PE and on the third insulating film 13. Such a first alignment film AL1 is made of a material that shows a horizontal alignment property.
The array substrate AR may further comprise part of the common electrode CA.
The counter substrate CT is formed by using a light-transmitting second insulating substrate 20. This counter substrate CT comprises black matrixes BM, color filters CF, an overcoat layer OC, the common electrode CE, and a second alignment film AL2.
The black matrixes BM separate the pixels PX, and form an aperture AP facing the pixel electrode PE. That is, the black matrix BM is located to face wiring lines such as the source wiring lines S, the gate wiring lines, the auxiliary capacitive lines, and the switching element. Although a part of the black matrix BM that extends along the second direction Y is only shown here, the black matrix BM may comprise a part that extends along the first direction X. This black matrix BM is located in an inner surface 20A of the second insulating substrate 20 facing the array substrate AR.
The color filter CF is located to correspond to each pixel PX. That is, the color filter CF is located in the aperture AP in the inner surface 20A of the second insulating substrate 20, and is partly put on the black matrix BM. The color filters CF located in the pixels PX adjacent in the first direction X have different colors. For example, the color filters CF are made of resin materials having three primary colors including red, blue, and green. The red color filter CFR made of the red resin material is located to correspond to the red pixel. The blue color filter CFB made of the blue resin material is located to correspond to the blue pixel. The green color filter CFG made of the green resin material is located to correspond to the green pixel. The border between the color filters CF is located to overlap the black matrix BM.
The overcoat layer OC covers the color filter CF. This overcoat layer OC eases the influence of the unevenness of the surface of the color filter CF.
The common electrode CE is formed on the side of the overcoat layer OC facing the array substrate AR.
The second alignment film AL2 is located on the surface of the counter substrate CT facing the array substrate AR, and extends over substantially the entire active area ACT. This second alignment film AL2 covers the primary common electrode CAL and the common electrode CAR of the common electrode CE, and a spacer SP, and also covers the overcoat layer OC. Such a second alignment film AL2 is made of a material that shows a horizontal alignment property.
The first alignment film AL1 and the second alignment film AL2 have been subjected to an alignment process (e.g. rubbing and a light alignment process) for the initial alignment of the liquid crystal molecules in the liquid crystal layer LQ. A first alignment process direction PD1 in which the first alignment film AL1 initially aligns the liquid crystal molecules is parallel to and is opposite to or the same as a second alignment process direction PD2 in which the second alignment film AL2 initially aligns the liquid crystal molecules. For example, the first alignment process direction PD1 and the second alignment process direction PD2 are substantially parallel to and in the same direction as the second direction Y, as shown in
The array substrate AR and the counter substrate CT described above are located so that the first alignment film AL1 and the second alignment film AL2 face each other. In this case, a columnar spacer SP which is integrally formed on one of the substrates, for example, by a resin material is located between the first alignment film AL1 of the array substrate AR and the second alignment film AL2 of the counter substrate CT, and a predetermined cell gap, for example, a cell gap of 2 to 7 μm is thereby formed. In
The liquid crystal layer LQ is held in the cell gap formed by the spacer SP provided between the array substrate AR and the counter substrate CT, and is located between the first alignment film AL1 and the second alignment film AL2. Such a liquid crystal layer LQ is made of, for example, a liquid crystal material having positive dielectric anisotropy.
A first optical device OD1 is affixed, for example, by an adhesive agent to the outer surface of the array substrate AR, that is, an outer surface 10B of the first insulating substrate 10 that constitutes the array substrate AR. This first optical device OD1 is located on the side of the liquid crystal display panel LPN facing the backlight unit 4, and controls the polarization of incoming light coming into the liquid crystal display panel LPN from the backlight unit 4. This first optical device OD1 includes a first polarizing plate PL1 having a first polarization axis (or first absorption axis) AX1.
A second optical device OD2 is affixed, for example, by an adhesive agent to the outer surface of the counter substrate CT, that is, an outer surface 20B of the second insulating substrate 20 that constitutes the counter substrate CT. This second optical device OD2 is located on the display surface of the liquid crystal display panel LPN, and controls the polarization of outgoing light coming out of the liquid crystal display panel LPN. This second optical device OD2 includes a second polarizing plate PL2 having a second polarization axis (or second absorption axis) AX2.
The first polarization axis AX1 of the first polarizing plate PL1 and the second polarization axis AX2 of the second polarizing plate PL2 are, for example, perpendicularly positioned (cross-Nicol). In this case, one of the polarizing plates is located so that, for example, its polarization axis is parallel to or perpendicular to the initial alignment direction of the liquid crystal molecules, that is, the first alignment process direction PD1 or the second alignment process direction PD2. When the initial alignment direction is parallel to the second direction Y, the polarization axis of one of the polarizing plates is parallel to the second direction Y or parallel to the first direction X.
In
In
Although the columnar spacer SP is provided in the region SS6 in
Here, more than one such spacers SP can be provided in the liquid crystal display apparatus. Spacers of the same height may be provided, or if necessary, spacers different in height may be provided. For example, the spacer SP is disposed in the part SS6 where the common electrode CAR intersects with the auxiliary capacitive line C1, and a second spacer SP′ is also disposed in the part SS1 of the contact hole CH in which the auxiliary capacitive line C1 intersects with the pixel electrode PE and which connects the pixel electrode PE and the drain electrode WD. This allows the spacers to be provided in parts of the liquid crystal layer different in thickness. Therefore, when the display surface is not pressed, the space between the substrates is only held by the spacer disposed at the intersection of the auxiliary capacitive line C1 and the pixel electrode PE. However, when the display surface is pressed, the space between the substrates is held not only by the spacer disposed in the part SS6 but also by the spacer in the part SS1 of the contact hole CH. Thus, the strength against pressure on the surface is increased. Under a low-temperature environment, the contraction percentage of the liquid crystal layer is higher than the contraction percentage of the spacer. Therefore, if a large number of spacers are disposed, the contraction of the spacers cannot follow the contraction of the liquid crystal layer, and air bubbles may be formed. However, the spacer disposed in the part SS1 of the contact hole does not contact the substrate facing this spacer because the space of the liquid crystal layer is as large as the depth of the contact hole. Consequently, the contraction of the spacers follows the contraction of the liquid crystal layer well, and the formation of air bubbles in the liquid crystal layer can be prevented.
The spacer SP can be formed by using, for example, a photosensitive resin and patterning the resin through exposure and development. The height of the spacer can be adjusted by adjusting the exposure amount.
The spacer SP may be formed either on the side of the array substrate or on the side of the counter substrate. The spacer SP when formed on the side of the array substrate tends to cause less misalignment during assembly.
The spacer SP may be either transparent or colored.
The following liquid crystal display apparatuses were produced and their contrasts were measured: a liquid crystal display apparatus in which one transparent spacer was provided for each pixel in the region SS6 shown in
In the present embodiment, the liquid crystal molecules on the pixel electrode or the common electrode are not moved by an electric field and therefore do not contribute to transmittance. In other words, the part on the pixel electrode or the common electrode is naturally a part where light is blocked. If the spacer is disposed in this part, the spacer can be disposed without decreasing transmittance. As the liquid crystal molecules on the pixel electrode or the common electrode are not activated by an electric field, there is no leakage of light resulting from the disordered alignment caused by the spacer. This proves that the contrast is improved when the spacer is formed on the primary pixel electrode or the common electrode.
Now, the operation of the liquid crystal display panel LPN having the above configuration is described with reference to
When no voltage is applied to the liquid crystal layer LQ, that is, when no potential difference (electric field) is formed between the pixel electrode PE and the common electrode CE (off-state), the major axes of the liquid crystal molecules LM of the liquid crystal layer LQ are aligned to be in the first alignment process direction PD1 of the first alignment film AL1 and in the second alignment process direction PD2 of the second alignment film AL2. This off-state corresponds to an initial alignment state, and the alignment direction of the liquid crystal molecules LM in the off-state corresponds to the initial alignment direction.
Strictly, the liquid crystal molecules LM are not necessarily aligned parallel to the X-Y plane, and are often pretilted. Therefore, the initial alignment direction of the liquid crystal molecules LM here is the direction in which the major axes of the liquid crystal molecules LM in the off-state are orthogonally projected in the X-Y plane. In the following explanation, for simplicity, the liquid crystal molecules LM are aligned parallel to the X-Y plane, and are rotated in a plane parallel to the X-Y plane.
Here, both the first alignment process direction PD1 and the second alignment process direction PD2 are substantially parallel to the second direction Y. In the off-state, the major axes of the liquid crystal molecules LM are initially aligned in a direction substantially parallel to the second direction Y, as indicated by broken lines in
When the first alignment process direction PD1 and the second alignment process direction PD2 are parallel and in the same direction as in the example shown, the liquid crystal molecules LM are aligned substantially horizontally (at a pretilt angle of about zero) in the vicinity of the intermediate part of the liquid crystal layer LQ in the section of the liquid crystal layer LQ. The liquid crystal molecules LM are aligned at such a pretilt angle that the molecules in the vicinity of the first alignment film AL1 and the molecules in the vicinity of the second alignment film AL2 are symmetrical with respect to this part (splay alignment).
Here, if the first alignment film AL1 is aligned in the first alignment process direction PD1, the liquid crystal molecules LM in the vicinity of the first alignment film AL1 are initially aligned in the first alignment process direction PD1. If the second alignment film AL2 is aligned in the second alignment process direction PD2, the liquid crystal molecules LM in the vicinity of the second alignment film AL2 are initially aligned in the second alignment process direction PD2. When the first alignment process direction PD1 and the second alignment process direction PD2 are parallel and in the same direction, the liquid crystal molecules LM are splay-aligned as described above, and the alignment of the liquid crystal molecules LM in the vicinity of the first alignment film AL1 on the array substrate AR and the alignment of the liquid crystal molecules LM in the vicinity of the second alignment film AL2 on the counter substrate CT are vertically symmetrical with respect to the intermediate part of the liquid crystal layer LQ as described above. This also provides optical compensation in a direction tilted from the normal direction of the substrate. Therefore, when the first alignment process direction PD1 and the second alignment process direction PD2 are parallel and in the same direction, there is a little leakage of light in the case of black display, thereby enabling a high contrast ratio and improved display quality.
When the first alignment process direction PD1 and the second alignment process direction PD2 are parallel and in the opposite directions, the liquid crystal molecules LM are aliened at a substantially uniform pretilt angle in the vicinity of the first alignment film AL1, in the vicinity of the second alignment film AL2, and in the intermediate part of the liquid crystal layer LQ in the section of the liquid crystal layer LQ (homogeneous alignment).
Backlight from the backlight unit 4 partly passes through the first polarizing plate PL1, and comes into the liquid crystal display panel LPN. The polarization of the light which has come into the liquid crystal display panel LPN varies depending on the alignment state of the liquid crystal molecules LM when the light passes through the liquid crystal layer LQ. In the off-state, the light which has passed through the liquid crystal layer LQ is absorbed by the second polarizing plate PL2 (black display).
In the meantime, when a voltage is applied to the liquid crystal layer LQ, that is, when a potential difference (electric field) is formed between the pixel electrode PE and the common electrode CE (on-state), a lateral electric field (or an oblique electric field) substantially parallel to the substrate is formed between the pixel electrode PE and the common electrode CE. The major axes of the liquid crystal molecules LM are rotated in a plane substantially parallel to the X-Y plane under the influence of the electric field, as indicated by solid lines in the drawing.
In the example shown in
When an electric field is thus formed between the pixel electrode PE and the common electrode CE in each of the pixels PX, the alignment direction of the liquid crystal molecules LM is divided into a plurality of directions from the position that overlaps the pixel electrode PE, and a domain is formed in each alignment direction. That is, a plurality of domains are formed in one pixel PX.
In this on-state, the backlight which has come into the liquid crystal display panel LPN from the backlight unit 4 partly passes through the first polarizing plate PL1, and comes into the liquid crystal display panel LPN. The backlight which has come into the liquid crystal layer LQ changes its polarization state. In this on-state, at least part of the light which has passed through the liquid crystal layer LQ passes through the second polarizing plate PL2 (white display).
In the off-state, the liquid crystal molecules LM are initially aligned in a direction substantially parallel to the second direction Y. In the on-state in which a potential difference is formed between the pixel electrode PE and the common electrode CE, the optical modification rate of the liquid crystal is maximized (i.e. the transmittance in the aperture is maximized) when the director of the liquid crystal molecules LM (or the direction of the major axes of the liquid crystal molecules LM) is shifted about 45° in the X-Y plane relative to the first polarization axis AX1 of the first polarizing plate PL1 and the second polarization axis AX2 of the second polarizing plate PL2.
In the example shown, in the on-state, the director of the liquid crystal molecules LM between the primary common electrode CAL and the pixel electrode PE is substantially parallel to an azimuth of 45°-225° in the X-Y plane, and the director of the liquid crystal molecules LM between the primary common electrode CAR and the pixel electrode PE is substantially parallel to an azimuth of 135°-315° in the X-Y plane, so that a peak transmittance is obtained. Here, if attention is focused on a transmittance distribution per pixel, transmittance is substantially zero on the pixel electrode PE and on the common electrode CE, while a high transmittance is obtained over the entire region in an electrode gap between the pixel electrode PE and the common electrode CE.
The primary common electrode CAL located immediately above the source wiring line S1 and the primary common electrode CAR located immediately above the source wiring line S2 respectively face the black matrixes BM. However, both the primary common electrode CAL and the primary common electrode CAR have a width equal to or less than the width of the black matrix BM along the first direction X, and do not extend toward the pixel electrode PE from the position that overlaps the black matrix BM. Therefore, the aperture contributing to display per pixel corresponds to the regions between the pixel electrode PE and the primary common electrode CAL as well as the primary common electrode CAR out of the region between the black matrixes BM or between the source wiring line S1 and the source wiring line S2.
According to the present embodiment, it is possible to obtain a liquid crystal display apparatus which allows a great view angle and high contrast and in which the leakage of light resulting from the disordered liquid crystal alignment around the spacer is prevented by providing the spacer on the pixel electrode or the common electrode having low light transmittance.
Moreover, if the spacer is provided on the primary pixel electrode or the common electrode and on the gate wiring line or the common wiring line, the leakage of light resulting from the disordered liquid crystal alignment around the spacer is more effectively prevented because the region having low light transmittance is large. Accordingly, it is possible to obtain a liquid crystal display apparatus which allows a great view angle and high contrast.
Furthermore, according to the present embodiment, a high transmittance can be obtained in the electrode gap between the pixel electrode PE and the common electrode CE. Therefore, in order to sufficiently increase the transmittance per pixel, it is possible to increase the inter-electrode distances between the pixel electrode PE and the primary common electrode CAL as well as the primary common electrode CAR. Moreover, for product specifications different in pixel pitch, a peak condition of a transmittance distribution shown in
According to the present embodiment, as shown in
When the array substrate AR and the counter substrate CT are out of alignment, the horizontal inter-electrode distance of the common electrodes CE on two sides across the pixel electrode PE may vary. However, such misalignment is caused in all the pixels PX, and therefore produces no difference of electric field distribution among the pixels PX and has a significantly small influence on the display of images. Even if the array substrate AR and the counter substrate CT are out of alignment, undesired electric field leakage to the adjacent pixels can be inhibited. Therefore, even when the color filters of the adjacent pixels are different, the mixing of colors can be inhibited, and the reduction of color reproduction and the reduction of the contrast ratio can be inhibited.
According to the present embodiment, each of the primary common electrodes CA faces the source wiring line S. Especially when the primary common electrode CAL and the primary common electrode CAR are respectively located immediately above the source wiring line S1 and the source wiring line S2, the aperture AP can be expanded and the transmittance of the pixel PX can be improved as compared with the case where the primary common electrode CAL and the primary common electrode CAR are located closer to the pixel electrode PE than the source wiring line S1 and the source wiring line S2.
The primary common electrode CAL and the primary common electrode CAR are respectively located immediately above the source wiring line S1 and the source wiring line S2, so that the inter-electrode distances between the pixel electrode PE and the primary common electrode CAL as well as the primary common electrode CAR can be increased, and a more horizontal lateral electric field can be formed. This makes it possible to maintain a greater view angle which is an advantage of, for example, an IPS mode that is a conventional configuration.
According to the present embodiment, a plurality of domains can be formed in one pixel. Thus, the view angle can be optically compensated in a plurality of directions, and a greater view angle can be obtained.
(Advantageous Effects Specific to SOL)
Although the initial alignment direction of the liquid crystal molecules LM is parallel to the second direction Y in the example described above, the initial alignment direction of the liquid crystal molecules LM may be a diagonal direction D that diagonally intersects with the second direction Y as shown in
Although the liquid crystal layer LQ is made of a liquid crystal material having positive dielectric anisotropy in the example described above, the liquid crystal layer LQ may be made of a liquid crystal material having negative dielectric anisotropy. However, although not described in detail, the polarity of the dielectric anisotropy is reversed, so that the angle θ1 is preferably 45° to 90°, particularly preferably 70° or more in the case of a negative liquid crystal material.
Almost no lateral electric field is formed (or no electric field sufficient to drive the liquid crystal molecules LM is formed) on the pixel electrode PE or the common electrode CE even in the on-state, so that the liquid crystal molecules LM hardly move from the initial alignment direction as in the off-state. Therefore, even if the pixel electrode PE and the common electrode CE are made of a light-transmitting conductive material such as ITO, the backlight hardly passes through these regions and hardly contributes to display in the on-state. Therefore, the pixel electrode PE and the common electrode CE do not necessarily have to be made of a transparent conductive material, and may be made of a conductive material such as aluminum, silver, or copper.
This structure example is different from the structure example shown in
That is, the auxiliary capacitive line C1 and the auxiliary capacitive line C2 extend along the first direction X. The gate wiring line G is located between the auxiliary capacitive line C1 and the auxiliary capacitive line C2 that are adjacent to each other, and extends along the first direction X. The source wiring line S1 and the source wiring line S2 extend along the second direction Y. This structure example is similar to the structure example shown in
The pixel electrode PE comprises the contact portion PC that overlaps the auxiliary capacitive line C1 at the upper end of the pixel PX, and the primary pixel electrode PA extending along the second direction Y from the contact portion PC to the vicinity of the lower end of the pixel PX. Such a pixel electrode PE is electrically connected to the switching element SW via the contact hole CH in the contact portion PC.
As in the structure example shown in
As in the structure example shown in
The spacer is preferably formed in a region on the pixel electrode PE or the primary common electrode CA and on the gate wiring line G or the retention capacity Cs which serves as a common wiring line. Such a region includes, for example, a region SS8 in the contact portion PC where the pixel electrode PE intersects with the retention capacity Cs, regions SS9, SS11, SS12, and SS14 where the primary common electrode CA intersects with the retention capacity Cs, and regions SS10 and SS13 where the primary common electrode CA intersects with the gate wiring line G. The spacer can be formed in at least one of these regions. Particularly preferably, the spacer can be provided in at least the contact portion PC.
Furthermore, as in the structure example shown in
Such a structure example also permits advantageous effects similar to those in the structure example shown in
This structure example is different from the structure example shown in
That is, the common electrode CE includes a secondary common electrode CB extending along the first direction X, in addition to the above-described primary common electrode CA. The primary common electrode CA and the secondary common electrode CB are integrally or continuously formed.
The secondary common electrodes CB face the respective gate wiring lines G. In the example shown, two secondary common electrodes CB are arranged parallel to each other along the first direction X. Hereinafter, in order to differentiate these secondary common electrodes CB, the upper secondary common electrode in the diagram is referred to as CBU, and the lower secondary common electrode in the diagram is referred to as CBB. The secondary common electrode CBU is located at the upper end of the pixel PX, and faces the gate wiring line G1. That is, the secondary common electrode CBU is located on the border between this pixel PX and the upper adjacent pixel. The secondary common electrode CBB is located at the lower end of the pixel PX, and faces the gate wiring line G2. That is, the secondary common electrode CBB is located on the border between this pixel PX and the lower adjacent pixel.
The spacer is formed in the same region as in
Such a structure example also permits advantageous effects similar to those in the structure example shown in
This structure example is different from the structure example shown in
That is, the common electrode CE includes a secondary common electrode CB extending along the first direction X, in addition to the above-described primary common electrode CA. The primary common electrode CA and the secondary common electrode CB are integrally or continuously formed. The secondary common electrodes CB face the respective auxiliary capacitive lines C. The secondary common electrode CBU located at the upper end of the pixel PX faces the auxiliary capacitive line C1. The secondary common electrode CBB located at the lower end of the pixel PX faces the auxiliary capacitive line C2.
The spacer is formed in the same region as in
Such a structure example also permits advantageous effects similar to those in the structure example shown in
In the present embodiment, the common electrode CE may comprise, in addition to the primary common electrode CA provided in the counter substrate CT, a second primary common electrode which is provided in the array substrate AR and which faces the primary common electrode CA (or faces the source wiring line S). This second primary common electrode extends substantially parallel to the primary common electrode CA and is in phase with the primary common electrode CA. An undesired electric field from the source wiring line S can be blocked by providing the second primary common electrode. Moreover, the common electrode CE may comprise, in addition to the primary common electrode CA provided in the counter substrate CT, a second secondary common electrode which is provided in the array substrate AR and which faces the gate wiring line G and the auxiliary capacitive line C. This second secondary common electrode extends in a direction that intersects with the primary common electrode CA and is in phase with the primary common electrode CA. An undesired electric field from the gate wiring line G and the auxiliary capacitive line C can be blocked by providing the second secondary common electrode. According to the configuration provided with the second primary common electrode and the second secondary common electrode, it is possible to inhibit further deterioration of the display quality.
Furthermore, in the present embodiment, the pixel electrode PE may comprise a secondary pixel electrode in a direction that intersects with the primary pixel electrode PA. This secondary pixel electrode may have the function of the contact portion PC which is electrically connected to the switching element SW via the contact hole. When the secondary pixel electrode is provided substantially in the center of the pixel PX, the pixel electrode PE is cross-shaped. By providing such a secondary pixel electrode, more domains can be formed in one pixel PX, and the view angle can be increased.
In the present embodiment, the pixel electrode PE may comprise a plurality of primary pixel electrodes PA arranged substantially parallel to each other at intervals in the first direction X. In this case, such a relation is maintained that the common electrode CE is located between the adjacent primary pixel electrodes PA and that the primary pixel electrodes PA and the primary common electrodes CA are alternately arranged along the first direction X.
As described above, according to the present embodiment, it is possible to provide a liquid crystal display apparatus in which deterioration of display quality can be inhibited.
While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2011-176690 | Aug 2011 | JP | national |
| Number | Name | Date | Kind |
|---|---|---|---|
| 6266116 | Ohta et al. | Jul 2001 | B1 |
| 7259819 | Yamaguchi et al. | Aug 2007 | B2 |
| 8896795 | Funakoshi et al. | Nov 2014 | B2 |
| 8908140 | Moriya et al. | Dec 2014 | B2 |
| 20010010575 | Yoshida et al. | Aug 2001 | A1 |
| 20040165136 | Sugiyama et al. | Aug 2004 | A1 |
| 20050206824 | Son et al. | Sep 2005 | A1 |
| 20050219453 | Kubo et al. | Oct 2005 | A1 |
| 20070115234 | Kim et al. | May 2007 | A1 |
| 20080062358 | Lee et al. | Mar 2008 | A1 |
| 20080180590 | Lee et al. | Jul 2008 | A1 |
| 20080180623 | Lee et al. | Jul 2008 | A1 |
| 20080186439 | Kwon et al. | Aug 2008 | A1 |
| 20120154730 | Sakurai et al. | Jun 2012 | A1 |
| 20130077010 | Takeda et al. | Mar 2013 | A1 |
| 20130088657 | Takano | Apr 2013 | A1 |
| 20130093973 | Kitani | Apr 2013 | A1 |
| 20130093983 | Kizu et al. | Apr 2013 | A1 |
| 20130258226 | Hasegawa et al. | Oct 2013 | A1 |
| Number | Date | Country |
|---|---|---|
| 6-222397 | Aug 1994 | JP |
| 7-159807 | Jun 1995 | JP |
| 9-160041 | Jun 1997 | JP |
| 9-160042 | Jun 1997 | JP |
| 9-160061 | Jun 1997 | JP |
| 9-230380 | Sep 1997 | JP |
| 10-26765 | Jan 1998 | JP |
| 10-90708 | Apr 1998 | JP |
| 2004-46123 | Feb 2004 | JP |
| 2004-205549 | Jul 2004 | JP |
| 2005-3802 | Jan 2005 | JP |
| 3644653 | Feb 2005 | JP |
| 2005-107494 | Apr 2005 | JP |
| 2005-242307 | Sep 2005 | JP |
| 2007-11367 | Jan 2007 | JP |
| 4021675 | Oct 2007 | JP |
| 2009-109658 | May 2009 | JP |
| 2009-180915 | Aug 2009 | JP |
| 2009-192822 | Aug 2009 | JP |
| 2011-22491 | Feb 2011 | JP |
| Entry |
|---|
| U.S. Appl. No. 13/429,628, filed Mar. 26, 2012, Fujiyama, et al. |
| U.S. Appl. No. 13/542,049, filed Jul. 5, 2012, Takeda, et al. |
| U.S. Appl. No. 13/562,647, filed Jul. 31, 2012, Takeda, et al. |
| Japanese Office Action issued Nov. 11, 2014, in Japan Patent Application No. 2011-176690 (with English translation). |
| Office Action issued Jul. 9, 2013, in Japanese patent Application No. 2011-176690 with English translation. |
| Number | Date | Country | |
|---|---|---|---|
| 20130038827 A1 | Feb 2013 | US |
