1. Field of the Invention
The present invention relates to liquid crystal display device, and more particularly to a liquid crystal display device having an audio signal processing circuit formed of thin film semiconductor elements. In addition, the invention relates to an electronic apparatus using the liquid crystal display device having an audio signal processing circuit.
2. Description of the Related Art
In recent years, with the advancement of telecommunication technologies, mobile phones have been in widespread use. In future, transmission of moving images and a larger volume of information are expected. On the other hand, through reduction in weight of personal computers, those adapted for mobile communication have been produced. Information terminals called PDAs originated in electronic databooks have also been produced in large quantities and widely used. In addition, with the development of display devices, the majority of portable information devices are equipped with flat panel displays.
Among active matrix display devices, those adopting low-temperature polysilicon thin film transistors (thin film transistor is hereinafter referred to as TFT) are commercialized in recent years. By using the low-temperature polysilicon TFTs, not only pixels but also a signal line driver circuit can be integrated around the pixel portion, which contributes to downsizing or higher resolution of a display device. Therefore, it is further expected to be in wider use in future.
Meanwhile, as for portable information terminals, not only a visual display function but also other output functions such as an audio output function in particular are required. In displaying images, addition of an audio output to a visual output will bring about more satisfaction for a viewer. Thus, it is preferable that a display device has an audio output function.
Audio signals for an audio output can be classified into analog audio signals and digital audio signals. Among the analog audio signals, there are the one for directly obtaining a sound from a microphone and the like, and the one for obtaining a sound from an audio device of an analog output type. On the other hand, the digital audio signal is a signal for obtaining a sound from a digital audio device such as CD, MD and DVD players.
Operation of the circuit is described now. A parallel digital audio signal is converted into an analog audio signal in the D/A converter circuit 501 and then input to the switch 505. Meanwhile, an analog audio signal is input to the switch 505 from the analog audio signal input terminal 507. The switch 505 selects either of the output of the D/A converter circuit 501 or the analog input signal, and input it to the amplifier circuit 506. The amplifier circuit 506 amplifies the signal and output it to the speaker connecting portion 508.
A gain of the circuit is assumed to be as follows. Each output signal of the analog audio signal input terminal 507 and the D/A converter circuit 501 is at a level of 283 mVpp and 100 mVrms, and amplified 35.5 times as large in the amplifier circuit 506. That is, a signal at a level of 10 Vpp and 3.54 Vrms can be obtained at the speaker connecting portion 508.
As for the conventional audio signal processing circuit, there is the one including a D/A converter circuit with a power supply voltage of 3 V or 5 V and employing a resistor string as shown in
[Patent Document 1] Japanese Patent Laid-Open No. 2000-138586
Operation of the circuit is described now with reference to
Selection of the switches is controlled by a digital signal. That is, data of the LSB (Least Significant Bit) controls the switches 408 to 415, and then selects either of the switches 416, 417, 418 and 419. In addition, data of the second bit controls the switches 416 to 419, and selects either of the switches 420 and 421. In addition, data of the MSB (Most Significant Bit) controls either of the switches 420 and 421. In this manner, an output terminal 422 is connected to one of the connecting nodes of the resistors 410 to 407. For example, when the data of the LSB is 0, the switches 409, 411, 413 and 415 are turned ON while the switches 408, 410, 412 and 414 are turned ON when the data is 1. Similarly, when the data of the second bit is 0, the switches 417 and 419 are turned ON while the switches 416 and 418 are turned ON when the data is 1. When the data of the MSB is 0, the switch 421 is turned ON while the switch 420 is turned ON when the data is 1.
In the above case, when the digital audio data is 111, the switches 408, 416 and 420 are turned ON, and a voltage 3.9 V of the VH is output to the output terminal 422. Meanwhile when the data is 101, the switches 410, 417 and 420 are turned ON, and a voltage 3.5 V is output to the output terminal 422 through a buffer circuit 423. In this manner, a digital signal can be converted into an analog voltage.
According to the aforementioned resistor string D/A converter circuit, voltage is changed over by the switches. Therefore, signals are drawn to the high potential side or the low potential side in ON/OFF of the switches due to a capacitance of switching transistors, namely a gate capacitance in general, which causes a glitch as shown in
Such degradation of the S/N ratio leads to an output with a quite squawky sound from a speaker, which gives an uncomfortable feeling to a listener.
In view of the foregoing, according to the invention, a power supply voltage for a D/A converter circuit is used in common for a display device, whereby the output voltage of the D/A converter circuit is increased and an influence of a glitch is relatively reduced. In addition, a gain of an audio signal processing circuit is changed according to an analog signal input or a digital signal output.
Configuration of the invention is described below. A liquid crystal display device according to the invention includes at least one pixel, one source signal line and one gate signal line on an insulating surface. The liquid crystal display device further includes a D/A converter circuit for converting a digital audio signal which is input externally into an analog audio signal, a signal line driver circuit for driving the gate signal line or the source signal line, and a power supply circuit for supplying the same voltage to the signal line driver circuit and the D/A converter circuit.
According to another configuration of the invention, a liquid crystal display device includes at least one pixel, one source signal line and one gate signal line on an insulating surface. The liquid crystal display device further includes a D/A converter circuit for converting a digital audio signal which is input externally into an analog audio signal, a signal line driver circuit for driving the gate signal line or the source signal line, a power supply circuit for supplying the same voltage to the signal line driver circuit and the D/A converter circuit, and an amplifier circuit for amplifying an output signal of the D/A converter circuit.
According to another configuration of the invention, a liquid crystal display device includes at least one pixel, one source signal line and one gate signal line on an insulating surface. The liquid crystal display device further includes a D/A converter circuit for converting a digital audio signal which is input externally into an analog audio signal, a signal line driver circuit for driving the gate signal line or the source signal line, a power supply circuit for supplying the same voltage to the signal line driver circuit and the D/A converter circuit, and an attenuator circuit for attenuating an output signal of the D/A converter circuit.
According to another configuration of the invention, a liquid crystal display device includes at least one pixel, one source signal line and one gate signal line on an insulating surface. The liquid crystal display device further includes a D/A converter circuit for converting a digital audio signal which is input externally into an analog audio signal, a signal line driver circuit for driving the gate signal line or the source signal line, a power supply circuit for supplying the same voltage to the signal line driver circuit and the D/A converter circuit, and a switch for selecting a signal from multiple different analog audio signals including the analog audio signal which has been converted in the D/A converter circuit.
According to another configuration of the invention, a liquid crystal display device includes at least one pixel, one source signal line and one gate signal line on an insulating surface. The liquid crystal display device further includes a D/A converter circuit for converting a digital audio signal which is input externally into an analog audio signal, a signal line driver circuit for driving the gate signal line or the source signal line, a power supply circuit for supplying the same voltage to the signal line driver circuit and the D/A converter circuit, a switch for selecting a signal from multiple different analog audio signals including the analog audio signal which has been converted in the D/A converter circuit and an analog audio signal which is input externally, and an amplifier circuit for amplifying an output signal of the switch.
According to another configuration of the invention, a liquid crystal display device includes at least one pixel, one source signal line and one gate signal line on an insulating surface. The liquid crystal display device further includes a D/A converter circuit for converting a digital audio signal which is input externally into an analog audio signal, a signal line driver circuit for driving the gate signal line or the source signal line, a power supply circuit for supplying the same voltage to the signal line driver circuit and the D/A converter circuit, an attenuator circuit for attenuating an output signal of the D/A converter circuit, and a switch for selecting either of an analog audio signal which is input externally or an output signal from the attenuator circuit.
According to another configuration of the invention, a liquid crystal display device includes at least one pixel, one source signal line and one gate signal line on an insulating surface. The liquid crystal display device further includes a D/A converter circuit for converting a digital audio signal which is input externally into an analog audio signal, a signal line driver circuit for driving the gate signal line or the source signal line, a power supply circuit for supplying the same voltage to the signal line driver circuit and the D/A converter circuit, an amplifier circuit for amplifying an analog audio signal which is input externally, and a switch for selecting either of an output signal of the amplifier circuit or an output signal of the D/A converter circuit.
According to another configuration of the invention, a liquid crystal display device includes at least one pixel, one source signal line and one gate signal line on an insulating surface. The liquid crystal display device further includes a D/A converter circuit for converting a digital audio signal which is input externally into an analog audio signal, a signal line driver circuit for driving the gate signal line or the source signal line, a power supply circuit for supplying the same voltage to the signal line driver circuit and the D/A converter circuit, an attenuator circuit for attenuating an output signal of the D/A converter circuit, an amplifier circuit for amplifying an analog audio signal which is input externally, and a switch for selecting either of an output signal of the attenuator circuit or an output signal of the amplifier circuit.
According to another configuration of the invention, a liquid crystal display device includes at least one pixel, one source signal line and one gate signal line on an insulating surface. The liquid crystal display device further includes a D/A converter circuit for converting a digital audio signal which is input externally into an analog audio signal, a signal line driver circuit for driving the gate signal line or the source signal line, a power supply circuit for supplying the same voltage to the signal line driver circuit and the D/A converter circuit, an attenuator circuit for attenuating an output signal of the D/A converter circuit, a switch for selecting either of an analog audio signal which is input externally or an output signal of the attenuator circuit, and an amplifier circuit for amplifying an output signal of the switch.
According to another configuration of the invention, a liquid crystal display device includes at least one pixel, one source signal line and one gate signal line on an insulating surface. The liquid crystal display device further includes a D/A converter circuit for converting a digital audio signal which is input externally into an analog audio signal, a signal line driver circuit for driving the gate signal line or the source signal line, a power supply circuit for supplying the same voltage to the signal line driver circuit and the D/A converter circuit, a first amplifier circuit for amplifying an analog audio signal which is input externally, a switch for selecting either of an output signal of the first amplifier circuit or an output signal of the D/A converter circuit, and a second amplifier circuit for amplifying an output signal of the switch.
According to another configuration of the invention, a liquid crystal display device includes at least one pixel, one source signal line and one gate signal line on an insulating surface. The liquid crystal display device further includes a D/A converter circuit for converting a digital audio signal which is input externally into an analog audio signal, a signal line driver circuit for driving the gate signal line or the source signal line, a power supply circuit for supplying the same voltage to the signal line driver circuit and the D/A converter circuit, an attenuator circuit for attenuating an output signal of the D/A converter circuit, a first amplifier circuit for amplifying an analog audio signal which is input externally, a switch for selecting either of an output signal of the first amplifier circuit or an output signal of the attenuator circuit, and a second amplifier circuit for amplifying an output signal of the switch.
According to another configuration of the invention, a liquid crystal display device includes at least one pixel, one source signal line and one gate signal line on an insulating surface. The liquid crystal display device further includes a D/A converter circuit for converting a digital audio signal which is input externally into an analog audio signal, a signal line driver circuit for driving the gate signal line or the source signal line, a power supply circuit for supplying the same voltage to the signal line driver circuit and the D/A converter circuit, a switch for selecting either of an analog audio signal which is input externally or an output signal of the D/A converter circuit, and an amplifier circuit for amplifying an output signal of the switch, wherein the gain of the amplifier circuit is changed according to ON/OFF of the switch.
According to another configuration of the invention, a liquid crystal display device includes at least one pixel, one source signal line and one gate signal line on an insulating surface. The liquid crystal display device further includes a D/A converter circuit for converting a digital audio signal which is input externally into an analog audio signal, a signal line driver circuit for driving the gate signal line or the source signal line, a power supply circuit for supplying the same voltage to the signal line driver circuit and the D/A converter circuit, an attenuator circuit for attenuating an output signal of the D/A converter circuit, a switch for selecting either of an analog audio signal which is input externally or an output signal of the attenuator circuit, and an amplifier circuit for amplifying an output signal of the switch, wherein the gain of the amplifier circuit is changed according to ON/OFF of the switch.
According to another configuration of the invention, a liquid crystal display device includes at least one pixel, one source signal line and one gate signal line on an insulating surface. The liquid crystal display device further includes a D/A converter circuit for converting a digital audio signal which is input externally into an analog audio signal, a signal line driver circuit for driving the gate signal line or the source signal line, a power supply circuit for supplying the same voltage to the signal line driver circuit and the D/A converter circuit, a first amplifier circuit for amplifying an analog audio signal which is input externally, a switch for selecting either of an output signal of the first amplifier circuit or an output signal of the D/A converter circuit, and a second amplifier circuit for amplifying an output signal of the switch, wherein the gain of the second amplifier circuit is changed according to ON/OFF of the switch.
According to another configuration of the invention, a liquid crystal display device includes at least one pixel, one source signal line and one gate signal line on an insulating surface. The liquid crystal display device further includes a D/A converter circuit for converting a digital audio signal which is input externally into an analog audio signal, a signal line driver circuit for driving the gate signal line or the source signal line, a power supply circuit for supplying the same voltage to the signal line driver circuit and the D/A converter circuit, a first amplifier circuit for amplifying an analog audio signal which is input externally, an attenuator circuit for attenuating an output signal of the D/A converter circuit, a switch for selecting either of an output signal of the first amplifier circuit or an output signal of the attenuator circuit, and a second amplifier circuit for amplifying an output signal of the switch, wherein the gain of the second amplifier circuit is changed according to ON/OFF of the switch.
According to another configuration of the invention, a liquid crystal display device includes at least one pixel, one source signal line and one gate signal line on an insulating surface. The liquid crystal display device further includes a D/A converter circuit for converting a digital audio signal which is input externally into an analog audio signal, a signal line driver circuit for driving the gate signal line or the source signal line, a power supply circuit for supplying the same voltage to the signal line driver circuit and the D/A converter circuit, a switch circuit for switching a connection by selecting one of at least two analog audio signals including an analog audio signal which is output from the D/A converter circuit, and at least one correction circuit for correcting levels of the two analog audio signals at least.
In a liquid crystal display device having the above configuration, the amplifier circuit is an operational amplifier and the gain is changed by switching a feedback register.
In a liquid crystal display device having the above configuration, the second amplifier circuit is an operational amplifier and the gain is changed by switching a feedback register.
In a liquid crystal display device having the above configuration, the signal line driver circuit and the D/A converter circuit are integrated on the insulating substrate.
In a liquid crystal display device having the above configuration, the signal line driver circuit and the D/A converter circuit are formed of TFTs.
In a liquid crystal display device having the above configuration, the D/A converter circuit is of a resistor string type, and the resistor string includes resistors each formed of a thin film semiconductor.
In a liquid crystal display device having the above configuration, the thin film semiconductor forms a capacitance with a conductive layer which is formed on the upper or lower side of the thin film semiconductor.
In a liquid crystal display device having the above configuration, the D/A converter circuit is of a resistor string type and the resistor string includes resistors each formed of a metal thin film.
In a liquid crystal display device having the above configuration, the metal film forms a capacitance with a conductive layer which is formed on the upper or lower side of the metal film.
The invention provides an electronic apparatus which includes a liquid crystal display device having any one of the above configurations.
Accordingly, a signal with a large S/N ratio and a small glitch can be obtained even when converting a digital signal in the D/A converter circuit. Thus, sound quality can be enhanced and high-quality audio data can be provided.
According to the conventional audio signal processing circuit using a resistor string D/A converter, the S/N ratio is degraded due to a glitch at ON/OFF of a transistor.
According to the invention, a power supply voltage for a resistor string D/A converter circuit is used in common for a signal line driver circuit in order to increase an amplitude of an output signal. Therefore, the S/N ratio can be improved. In addition, the gain of an amplifier circuit which is disposed on the rear stage of the D/A converter circuit is switched according to an analog signal input or a digital signal input, whereby the gain can be controlled. In this manner, favorable amplitude can be obtained in either case. According to the invention, sound quality can be improved in a display device having an audio output function.
Embodiment modes of the invention will be hereinafter described with reference to the accompanying drawings.
The D/A converter circuit 101 of this embodiment mode has a similar configuration to the conventional D/A converter circuit shown in
According to the invention, the D/A converter circuit 101 is connected to the same power supply voltage as the signal line driver circuit 109. For example, when the power supply 102 for the D/A converter circuit 101 is set at 16 V, the D/A converter circuit 101 can output a signal having an amplitude of 5 V or more. That is, when the VH is at 12 V while the VL is at 4 V, the D/A converter circuit 101 can output a signal having an amplitude of 8 Vpp at largest, which means the S/N ratio can be suppressed to 1/800 even when a glitch of about 10 mV is generated as in the conventional D/A converter circuit.
As in Embodiment Mode 1, the D/A converter circuit 2001 is connected to the same power supply voltage 2002 as the signal line driver circuit 2009, enabling an output signal of the D/A converter circuit 2001 to have a large amplitude. Thus, an influence of a glitch can be reduced.
As in Embodiment Mode 1, the D/A converter circuit 1701 is connected to the same power supply voltage 1702 as the signal line driver circuit 1709, enabling an output signal of the D/A converter circuit 1701 to have a large amplitude. Thus, an influence of a glitch can be reduced.
The D/A converter circuit 2101 of this embodiment mode has a similar configuration to the conventional D/A converter circuit as in Embodiment Mode 1. However, the D/A converter circuit 2101 is connected to the same power supply voltage 2102 as the signal line driver circuit 2109, enabling an output signal of the D/A converter circuit 2101 to have a large amplitude. Thus, an influence of a glitch can be reduced.
As in Embodiment Mode 1, the D/A converter circuit 1801 is connected to the same power supply voltage 1802 as the signal line driver circuit 1809, enabling an output signal of the D/A converter circuit 1801 to have a large amplitude. Thus, an influence of a glitch can be reduced.
The correction circuit 1804 is disposed between the D/A converter circuit 1801 and the switch circuit 1805 in
As in Embodiment Mode 1, the D/A converter circuit 1901 is connected to the same power supply voltage 1902 as the signal line driver circuit 1909, enabling an output signal of the D/A converter circuit 1901 to have a large amplitude. Thus, an influence of a glitch can be reduced.
The correction circuit 1904 is disposed between the D/A converter circuit 1901 and the switch circuit 1905 in
As described above, in this embodiment mode, a glitch level relatively to an audio signal can be suppressed by using the common power supply voltage for the D/A converter circuit and the signal line driver circuit, thus the S/N ratio of the output signal of the D/A converter circuit can be improved. In addition, by attenuating the output signal of the D/A converter circuit, the output signal of the D/A converter circuit can be adjusted to match the other analog audio signal which is input externally in levels.
Accordingly, high-quality audio data can be supplied to users.
In this embodiment, the D/A converter circuit 2201 is connected to the same power supply voltage as the signal line driver circuit 2209 to obtain a high level voltage. For example, when the power supply 2202 for the D/A converter circuit 2201 is set at 16 V, the D/A converter circuit 2201 can obtain an output voltage having an amplitude of 5 V or more. That is, when the VH is at 12 V while the VL is at 4 V, the D/A converter circuit 2202 can obtain an output voltage having an amplitude of 8 Vpp at largest, which means the S/N ratio can be suppressed to 1/800 even when a glitch of about 10 mV is generated as in the conventional D/A converter circuit.
On the other hand, an analog audio signal input to the analog audio signal input terminal 2207 is at 283 mVpp as in the conventional circuit. Therefore, the output signal of the D/A converter circuit 2201 passes through the attenuator circuit 2204 to adjust the signal levels between an analog signal input and a digital signal input. It should be noted that the attenuator circuit 2204 is one of the correction circuits for adjusting the level of audio signals. Specifically, when the attenuation ratio of the attenuator circuit 2204 is set at 0.035 times, the attenuator circuit 2204 can output a signal at a level of 283 mVpp. Accordingly, the input signal of the amplifier circuit 2206 can be at a level of 283 mVpp in either case of the analog signal input or the digital signal input. Assuming that a gain of the amplifier circuit 2206 is 35.3 times, the output voltage of the speaker connecting portion 2208 is at 10 Vpp and about 3.5 Vrms in the case of selecting either the analog signal input or the digital signal input by the D/A selection switch 2205.
It should be noted that the gain as described above is only an example, and therefore, the invention is not limited to this and it can be set appropriately. Alternatively, the amplifier circuit 2206 can be removed when a small output voltage is required.
As described above, in this embodiment mode, a glitch level relatively to an audio signal can be suppressed by using the common power supply voltage for the D/A converter circuit and the signal line driver circuit, thus the S/N ratio of the output signal of the D/A converter circuit can be improved. In addition, by amplifying the output signal of the D/A converter circuit, the output signal of the D/A converter circuit can be adjusted to match the other analog audio signal which is input externally in levels.
Accordingly, high-quality audio data can be supplied to users.
In this embodiment, the D/A converter circuit 701 is connected to the same power supply voltage as the signal line driver circuit 709 to obtain a high level voltage. For example, when the power supply 702 for the D/A converter circuit 701 is set at 16 V, the D/A converter circuit 701 can obtain an output voltage having an amplitude of 5 V or more. That is, when the VH is at 12 V while the VL is at 4 V, the D/A converter circuit 702 can obtain an output voltage having an amplitude of 8 Vpp at largest, which means the S/N ratio can be suppressed to 1/800 even when a glitch of about 10 mV is generated as in the conventional D/A converter circuit.
On the other hand, an analog audio signal input to the analog audio signal input terminal 707 is at 283 mVpp as in the conventional circuit. Therefore, only an analog signal passes through the attenuator circuit 703 to adjust the signal levels between an analog signal input and a digital signal input. It should be noted that the first amplifier circuit 703 is one of the correction circuits for adjusting the level of audio signals. Specifically, when the amplification ratio of the first amplifier circuit 703 is set at 28.3 times, the first amplifier circuit 703 can output a signal of 8 V. Accordingly, the input signal of the second amplifier circuit 706 can be at a level of 8 V in either case of the analog signal input or the digital signal input. Assuming that a gain of the second amplifier circuit 706 is 1.25 times, the output voltage of the speaker connecting portion 708 is at 10 Vpp and about 3.5 Vrms in the case of selecting either the analog signal input or the digital signal input by the D/A selection switch 705.
It should be noted that the gain as described above is only an example. Therefore, the invention is not limited to this and it can be set appropriately. Alternatively, the second amplifier circuit 706 can be removed when a small output voltage is required.
As described above, in this embodiment mode, a glitch level relatively to an audio signal can be suppressed by using the common power supply voltage for the D/A converter circuit and the signal line driver circuit, thus the S/N ratio of the output signal of the D/A converter circuit can be improved. In addition, by amplifying only the analog signals, the analog signal can be adjusted to match analog audio signals in levels.
Accordingly, high-quality audio data can be supplied to users.
In this embodiment, the D/A converter circuit 801 is connected to the same power supply voltage as the signal line driver circuit 809 to obtain a high level voltage. For example, when the power supply 802 for the D/A converter circuit 801 is set at 16 V, the D/A converter circuit 801 can obtain an output voltage having an amplitude of 5 V or more. That is, when the VH is at 12 V while the VL is at 4 V, the D/A converter circuit 802 can obtain an output voltage having an amplitude of 8 Vpp at largest, which means the S/N ratio can be suppressed to 1/800 even when a glitch of about 10 mV is generated as in the conventional D/A converter circuit.
On the other hand, since an analog audio signal input to the analog audio signal input terminal 807 is at 283 mVpp as in the conventional circuit, a gain at a digital signal input has to be lowered down to 0.0353 times so that the signal levels can be equal to each other between the analog signal input and the digital signal input. In this embodiment, the output of the D/A converter circuit 801 is attenuated in the attenuator circuit 804 while the analog signal input externally is amplified in the amplifier circuit 803. It should be noted that each of the attenuator circuit 804 and the amplifier circuit 803 is one of the correction circuits for adjusting the level of audio signals. Specifically, when the attenuation ratio of the attenuator circuit 804 is set at 0.177 times while the gain of the first amplifier circuit 803 is set at five times, the input of the second amplifier circuit 806 is at 1.41 Vppa in either case of the analog signal input or the digital signal input. When a gain of the second amplifier circuit 806 is set at 7.09 times, the amplitude of the speaker connection terminal 808 can be at 10 Vpp and about 3.54 Vrms.
It should be noted that the gain as described above is only an example. Therefore, the invention is not limited to this and it can be set appropriately. Alternatively, the second amplifier circuit 806 can be removed when a small output voltage is required.
As described above, in this embodiment mode, a glitch level relatively to an audio signal can be suppressed by using the common power supply voltage for the D/A converter circuit and the signal line driver circuit, thus the S/N ratio of the output signal of the D/A converter circuit can be improved. In addition, by inputting to the D/A selection switch the output signal of the D/A converter circuit through attenuation in the attenuator circuit or the signal which is input externally through amplification in the analog signal amplifier circuit, each of the signals can be adjusted to be equal in levels.
Accordingly, high-quality audio data can be supplied to users.
In this embodiment, the D/A converter circuit 901 is connected to the same power supply voltage as the signal line driver circuit 909 to obtain a high level voltage. For example, when the power supply 902 for the D/A converter circuit 901 is set at 16 V, the D/A converter circuit 901 can obtain an output voltage having an amplitude of 5 V or more. That is, when the VH is at 12V while the VL is at 4 V, the D/A converter circuit 901 can obtain an output voltage having an amplitude of 8 Vpp at largest, which means the S/N ratio can be suppressed to 1/800 even when a glitch of about 10 mV is generated as in the conventional D/A converter circuit.
On the other hand, since an analog audio signal input to the analog audio signal input terminal 907 is at 283 mVpp as in the conventional circuit, a gain at a digital signal input has to be lowered down to 0.0353 times so that the signal levels can be equal to each other between the analog signal input and the digital signal input. Setting in this embodiment is as follows. The output signal of the D/A converter circuit 901 is attenuated in the attenuator circuit 904. In addition, a gain of the amplifier circuit 906 is changed between an analog signal input and a digital signal input. It should be noted that each of the attenuator circuit 904 and the amplifier circuit 906 is one of the correction circuits for adjusting the level of audio signals.
Specifically, when the attenuation ratio of the attenuator circuit 904 is set at 0.177 times while the gain of the amplifier circuit 906 is set at 35.4 times in the case of an analog signal input and 7.09 times in the case of a digital signal input, the speaker connecting portion 908 can output a signal at a level of 10 Vpp in either case of an analog signal input or a digital signal input.
It should be noted that the gain as described above is only an example. Therefore, the invention is not limited to this and it can be set appropriately. Alternatively, the attenuator circuit 904 can be removed when the amplifier circuit 906 can obtain a wide ranged gain.
As described above, in this embodiment mode, a glitch level relatively to an audio signal can be suppressed by using the common power supply voltage for the D/A converter circuit and the signal line driver circuit, thus S/N ratio of the output signal of the D/A converter circuit can be improved. In addition, by attenuating the output signal of the D/A converter circuit 901 in the attenuator circuit 904 and changing the gain of the amplifier circuit 906 between an analog signal input and a digital signal input, each of the signals can be set equal in levels in either case of the analog signal input or the digital signal input.
Accordingly, high-quality audio data can be supplied to users.
In this embodiment, the D/A converter circuit 1001 is connected to the same power supply voltage as the signal line driver circuit 1009 to obtain a high level voltage. For example, when the power supply 1002 for the D/A converter circuit 1001 is set at 16 V, the D/A converter circuit 1001 can obtain an output voltage having an amplitude of 5 V or more. That is, when the VH is at 12 V while the VL is at 4 V, the D/A converter circuit 1002 can obtain an output voltage having an amplitude of 8 Vpp at largest, which means the S/N ratio can be suppressed to 1/800 even when a glitch of about 10 mV is generated as in the conventional D/A converter circuit.
On the other hand, since an analog audio signal input to the analog audio signal input terminal 1007 is at 283 mVpp as in the conventional circuit, a gain has to be changed between an analog signal input and a digital signal input so that the each of signal levels is adjusted to be equal to each other. In this embodiment, signal levels are adjusted by passing only an analog signal through the first amplifier circuit 1003 and changing a gain of the second amplifier circuit 1006 between the analog signal input and the digital signal input. It should be noted that the second amplifier circuit 1006 is one of the correction circuits for adjusting the level of audio signals.
Specifically, when a gain of the first amplifier circuit is set at five times, the first amplifier circuit can output a voltage at 1.4 Vpp. When a gain of the second amplifier circuit 1006 is set at 7.09 times in the case of an analog signal input and 1.25 times in the case of a digital signal input, the speaker connecting portion 1008 can output a voltage at 10 Vpp in either case. It should be noted that the gain as described above is only an example. Therefore, the invention is not limited to this and it can be set appropriately.
As described above, in this embodiment mode, a glitch level relatively to an audio signal can be suppressed by using the common power supply voltage for the D/A converter circuit and the signal line driver circuit, thus S/N ratio of the output of the D/A converter circuit can be improved. In addition, by amplifying only an analog signal in the first amplifier circuit and changing the gain of the second amplifier circuit between an analog signal input and a digital signal input, each of the signals can be set equal in levels in either case of the analog signal input or the digital signal input.
Accordingly, high-quality audio data can be supplied to users.
In this embodiment, the D/A converter circuit 1101 is connected to the same power supply voltage as the signal line driver circuit 1109 to obtain a high level voltage. For example, when the power supply 1002 for the D/A converter circuit 1101 is set at 16 V, the D/A converter circuit 1101 can obtain an output voltage having an amplitude of 5 V or more. That is, when the VH is at 12 V while the VL is at 4 V, the D/A converter circuit 1102 can obtain an output voltage having an amplitude of 8 Vpp at largest, which means the S/N ratio can be suppressed to 1/800 even when a glitch of about 10 mV is generated as in the conventional D/A converter circuit.
On the other hand, since an analog audio signal input to the analog audio signal input terminal 1107 is at 283 mVpp as in the conventional circuit, a gain in the case of a digital signal input has to be lowered down to 0.0353 times so that each of the signal levels can be equal to each other between an analog signal input and an digital signal input. In this embodiment, only an analog audio signal passes through the first amplifier circuit 1103, the output signal of the D/A converter circuit 1101 is attenuated in the attenuator circuit 1104 and the gain of the second amplifier circuit 1106 is changed between analog signal input and digital signal input in order that each of the signals is adjusted to be equal in levels at the speaker connecting portion 1108.
Specifically, when the gain of the first amplifier circuit 1103 is set at five times, the first amplifier circuit 1103 can output a voltage at 1.41 Vpp. When the attenuation ratio of the attenuator circuit 1104 is set at 0.2 times while the gain of the second amplifier circuit 1106 is set at five times in the case of a digital signal input, the speaker connecting portion 1108 can output a voltage at 10 Vpp. In addition, when the gain of the second amplifier circuit 1106 is set at 7.09 times in the case of an analog signal input, the speaker connecting portion 1108 can output a voltage at 10 Vpp. In this manner, each of the signals can be adjusted to be equal in levels between the digital signal input and the analog signal input. It should be noted that the gain as described above is only an example. Therefore, the invention is not limited to this and it can be set appropriately.
As described above, in this embodiment mode, a glitch level relatively to an audio signal can be suppressed by using the common power supply voltage for the D/A converter circuit and the signal line driver circuit, thus the S/N ratio of the output of the D/A converter circuit can be improved. In addition, by amplifying only an analog signal in the first amplifier circuit, attenuating the output signal of the D/A converter circuit in the attenuator circuit and changing the gain of the second amplifier circuit between an analog signal input and a digital signal input, each of the signals can be adjusted to be equal in levels at the speaker connecting portion 1108 in either case. It should be noted that each of the attenuator circuit and the amplifier circuits is one of the correction circuits for adjusting the level of audio signals.
Accordingly, high-quality audio data can be supplied to users.
The operation thereof is described now. In the case of a digital signal input, the output of the D/A converter circuit 1401 is input to the input resistor 1420 and the buffer amplifier circuit 1406 through the D/A selection switch 1427 and the coupling capacitor 1412. At this time, the signal is divided into the one for the attenuator resistor 1419 and the other for the input resistor 1420. Therefore, when the resistor 1419 has a resistance of 823 kO and the resistor 1420 has a resistance of 177 kO for example, the input signal of the buffer amplifier circuit 1406 is at a level of 1.41 Vpp. Since the gain of the buffer amplifier circuit 1406 is 1, the coupling capacitor 1414 is input with a signal of 1.41 Vpp. The output signal of the coupling capacitor 1414 is input to an inverting amplifier circuit including the resistors 1423 and 1424 and the amplifier circuit 1405 and to a non-inverting amplifier circuit including the resistors 1421 and 1422 and the amplifier circuit 1414. Assuming that each of the resistors 1423 and 1424 has a resistance of 100 kO and 709 kO respectively, a gain of the non-inverting amplifier circuit is 7.09 times. Meanwhile, assuming that each of the resistors 1421 and 1422 has a resistance of 100 kO and 609 kO respectively, a gain of the non-inverting amplifier circuit is 7.09 times as well, and the speaker connecting portions 1408 and 1409 can output a signal at a level of around 10 Vpp. Outputs of the speaker connecting portions 1408 and 1409 have opposite phase to each other, enabling a BLT drive. It should be noted that the description is heretofore made on the assumption that a BLT drive is employed for driving speakers, however, the invention is not limited to this and other driving methods can be employed as well.
In addition, in the case of an analog signal input, a signal at a level of 283 mVpp is input from the analog audio signal input terminal 1407, and then input to the resistor 1416 and the first amplifier circuit 1403 through the coupling capacitor 1410. A gain of the first amplifier circuit 1403 is determined by the gain-setting resistors 1417 and 118. When the gain-setting resistor 1417 has a resistance of 100 kO while the gain-setting resistor 1418 has a resistance of 400 kO, a gain of the first amplifier circuit 1403 is five times as large and the output voltage is at a level of 1.41 Vpp. The output of the first amplifier circuit 1403 is input to the third buffer amplifier circuit 1406 through the DA selection switch 1427 and the coupling capacitor 1412. The subsequent operation is the same as the case of digital signal input.
As described above, in this embodiment, a glitch level relatively to an audio signal can be suppressed by using the common power supply voltage for the D/A converter circuit and the signal line driver circuit, thus the S/N ratio of the output of the D/A converter circuit can be improved. In addition, by amplifying only an analog signal in the first amplifier circuit and attenuating the output signal of the D/A converter circuit in the attenuator circuit, each of the analog signal and the digital signal can be adjusted to be equal in levels at the speaker connecting portion.
As described above, by constructing the amplifier circuit which enables a feedback resistor to be switched, a gain of the amplifier circuit can be changed. Thus, this embodiment can be freely implemented with any combination of Embodiments 4 to 6. It should be noted that the circuit for changing the gain is not limited to the one shown in this embodiment. Other circuit configurations can be employed as well.
As described above, according to the invention, the D/A converter circuit 1611 can output a signal having a large amplitude by using the common power supply for the source signal line driver circuit 1602 or the gate signal line driver circuit 1603 and the D/A converter circuit 1611. Therefore, an S/N ratio in the case of a digital signal input can be improved and high-quality audio data can be thus obtained. In
A display device manufactured in accordance with the foregoing Embodiment Modes and Embodiments can be used in a display portion of a variety of electronic apparatuses. Described below are electronic apparatuses each using the display device of the invention as a display medium.
Example of the electronic apparatuses include a video camera, a digital camera, a head mounted display (goggle type display), a game player, a car navigation system, a personal computer, a mobile information terminal (such as a mobile computer, a mobile phone, an electronic book or the like). Examples of these electronic apparatuses are described below.
As described above, the applicable range of the invention is so wide that the invention can be applied to electronic apparatuses of various fields. In addition, the electronic apparatuses of this embodiment can be implemented with any combination of Embodiment Modes 1 to 6 and Embodiments 1 to 10.
This application is based on Japanese Patent Application serial no. 2003-285984 filed in Japan Patent Office on 4th, Aug., 2003, the contents of which are hereby incorporated by reference. Although the invention has been fully described by way of Embodiment Modes and Embodiments with reference to the accompanying drawings, it is to be understood that various changes and modifications will be apparent to those skilled in the art. Therefore, unless such changes and modifications depart from the scope of the invention hereinafter defined, they should be constructed as being included therein.
Number | Date | Country | Kind |
---|---|---|---|
2003-285984 | Aug 2003 | JP | national |
Number | Name | Date | Kind |
---|---|---|---|
4736188 | Jackson | Apr 1988 | A |
4818996 | Kimura | Apr 1989 | A |
5643804 | Arai et al. | Jul 1997 | A |
5650834 | Nakagawa et al. | Jul 1997 | A |
5877533 | Arai et al. | Mar 1999 | A |
6154161 | Leme et al. | Nov 2000 | A |
6380876 | Nagao | Apr 2002 | B1 |
6410960 | Arai et al. | Jun 2002 | B1 |
6549196 | Taguchi et al. | Apr 2003 | B1 |
7253869 | Russell et al. | Aug 2007 | B1 |
20030001832 | Yamazaki et al. | Jan 2003 | A1 |
20030013499 | Aotake et al. | Jan 2003 | A1 |
Number | Date | Country |
---|---|---|
1 276 309 | Jan 2003 | EP |
2000-138586 | May 2000 | JP |
2000-165243 | Jun 2000 | JP |
2000-244321 | Sep 2000 | JP |
2002-324845 | Nov 2002 | JP |
Number | Date | Country | |
---|---|---|---|
20050030270 A1 | Feb 2005 | US |