The entire disclosure of Japanese Patent Application No. 2018-052192, filed Mar. 20, 2018 and 2018-140428, filed Jul. 26, 2018 are expressly incorporated by reference herein.
The present invention relates to a liquid ejecting apparatus.
It is known that, for example, a piezoelectric element is used in an ink jet printer (liquid ejecting apparatus) that performs printing of an image or a document by ejecting a liquid such as an ink. The piezoelectric element is provided to correspond to a plurality of nozzles of ejecting an ink and a cavity that stores the ink to be ejected from the nozzle in a print head. If the piezoelectric element performs displacement in accordance with a drive signal, a vibration plate provided between the piezoelectric element and the cavity bends, and thus the volume of the cavity changes. Accordingly, a predetermined amount of ink is ejected from the nozzles at a predetermined timing, and thereby a dot is formed on a medium.
JP-A-2017-43007 discloses a liquid ejecting apparatus as follows. The liquid ejecting apparatus ejects an ink by controlling displacement of a piezoelectric element that performs displacement based on a potential difference between an upper electrode and a lower electrode, in a manner that a drive signal generated based on print data is supplied to the upper electrode, a criterion voltage is supplied to the lower electrode, and whether or not the drive signal is supplied is controlled by a selection circuit (switching circuit).
In the liquid ejecting apparatus that ejects an ink based on the displacement of the piezoelectric element as disclosed in JP-A-2017-43007, in a case where a not-intended voltage is supplied to the piezoelectric element, the piezoelectric element may perform displacement without an intention. In a case where the piezoelectric element performs not-intended displacement, a vibration plate also performs displacement based on the not-intended displacement of the piezoelectric element. As a result, the vibration plate performs displacement larger than expected, and thus not-intended stress is applied to the vibration plate.
In a case where the not-intended stress as described above is applied to the vibration plate for a long term, the stress may concentrate on a contact point between the vibration plate and the cavity as a center, and thus cracks may occur in the vibration plate.
Further, in a case where the vibration plate transitions from a state of performing not-intended displacement to an ejection operation, a larger load than necessary may be applied to the vibration plate, and cracks may occur in the vibration plate by the load.
If a crack occurs in the vibration plate, an ink stored in the cavity is leaked from the crack, and thus the amount of the ejected ink varies depending on a change of the volume of the cavity. As a result, ejection accuracy of the ink is deteriorated.
In particular, the criterion voltage supplied to the lower electrode may be commonly supplied to the plurality of piezoelectric elements in the print head. Thus, in a case where the criterion voltage has a not-intended potential, the criterion voltage influences displacement of the plurality of piezoelectric elements 60 and displacement of the vibration plate 621. That is, cracks may occur in a plurality of vibration plates 621 and thereby may influence ejection accuracy of the entirety of the liquid ejecting apparatus.
A problem of displacement of the piezoelectric element and the vibration plate occurring by applying a not-intended voltage to the piezoelectric element, as described above, is a new problem which has not been disclosed in JP-A-2017-43007.
According to an aspect of the invention, a liquid ejecting apparatus includes a drive circuit that outputs a drive signal from a drive-signal output terminal, a criterion voltage circuit that outputs a criterion voltage signal from a criterion voltage-signal output terminal, a piezoelectric element that includes a first electrode to which the drive signal is supplied and a second electrode to which the criterion voltage signal is supplied, and that performs displacement by a potential difference between the first electrode and the second electrode, a cavity filled with a liquid being ejected from a nozzle by the displacement of the piezoelectric element, and a vibration plate which is provided between the cavity and the piezoelectric element. The criterion voltage circuit includes a voltage generation unit that generates the criterion voltage signal, and a voltage detection unit that detects a voltage value of the criterion voltage signal. In a case where the voltage value of the criterion voltage signal is greater than a first threshold, the voltage detection unit stops an operation of the voltage generation unit and electrically connects the criterion voltage-signal output terminal and a ground terminal to each other.
In the liquid ejecting apparatus, the criterion voltage circuit may include a first switching circuit that performs switching of whether or not a power-supply voltage is supplied to the voltage generation unit, and a second switching circuit that performs switching of whether or not the criterion voltage-signal output terminal and the ground terminal are electrically connected to each other. In a case where the voltage value of the criterion voltage signal is greater than the first threshold, the voltage detection unit may output a stop signal. The first switching circuit may stop a supply of the power-supply voltage to the voltage generation unit, based on the stop signal. The second switching circuit may electrically connect the criterion voltage-signal output terminal and the ground terminal to each other, based on the stop signal.
In the liquid ejecting apparatus, the voltage generation unit may include a first comparator that compares a first reference voltage and a signal based on the criterion voltage signal to each other, and a first transistor that performs switching of whether or not the power supply terminal and the criterion voltage-signal output terminal are electrically connected to each other, based on a comparison result of the first comparator. In a case where the voltage value of the criterion voltage signal is greater than the first threshold, the first switching circuit may stop a supply of the power-supply voltage to the first comparator, based on the stop signal.
In the liquid ejecting apparatus, the criterion voltage circuit may include a clamp circuit. In a case where the voltage value of the criterion voltage signal is greater than a second threshold lower than the first threshold, the clamp circuit may electrically connect the criterion voltage-signal output terminal and the ground terminal to each other.
In the liquid ejecting apparatus, the clamp circuit may include a second comparator that compares a second reference voltage and a signal based on the criterion voltage signal to each other, and a second transistor that performs switching of whether or not the criterion voltage-signal output terminal and the ground terminal are electrically connected to each other, based on a comparison result of the second comparator. In a case where the voltage value of the criterion voltage signal is greater than the second threshold, the second transistor may electrically connect the criterion voltage-signal output terminal and the ground terminal to each other.
According to another aspect of the invention, a liquid ejecting apparatus includes a drive circuit that outputs a drive signal from a drive-signal output terminal, a criterion voltage circuit that outputs a criterion voltage signal from a criterion voltage-signal output terminal, a piezoelectric element that includes a first electrode to which the drive signal is supplied and a second electrode to which the criterion voltage signal is supplied, and that performs displacement by a potential difference between the first electrode and the second electrode, a cavity which is filled with a liquid being ejected from a nozzle by the displacement of the piezoelectric element, a vibration plate which is provided between the cavity and the piezoelectric element, and a switching circuit that includes a first terminal to which the drive signal is supplied and a second terminal which is electrically connected to the first electrode, and that controls a supply of the drive signal to the first electrode. The criterion voltage circuit includes a voltage generation unit that generates the criterion voltage signal, and a voltage detection unit that detects a voltage value of the criterion voltage signal. In a case where the voltage value of the criterion voltage signal is greater than a first threshold, the voltage detection unit stops an operation of the voltage generation unit and releases charges at a first node via a parasitic diode of the switching circuit. The first electrode and the second terminal are electrically connected at the first node.
In the liquid ejecting apparatus, in a case where the voltage value of the criterion voltage signal is greater than the first threshold, charges at a second node at which the drive-signal output terminal and the first terminal are electrically connected may be discharged.
According to still another aspect of the invention, a liquid ejecting apparatus includes a drive circuit that outputs a drive signal from a drive-signal output terminal, a criterion voltage circuit that outputs a criterion voltage signal from a criterion voltage-signal output terminal, a piezoelectric element that includes a first electrode to which the drive signal is supplied and a second electrode to which the criterion voltage signal is supplied, and that performs displacement by a potential difference between the first electrode and the second electrode, a cavity which is filled with a liquid being ejected from a nozzle by the displacement of the piezoelectric element; and a vibration plate which is provided between the cavity and the piezoelectric element. The criterion voltage circuit includes a first discharge transistor and a second discharge transistor having rated capacity larger than that of the first discharge transistor. One end of the first discharge transistor and one end of the second discharge transistor are electrically connected to the criterion voltage-signal output terminal. Another end of the first discharge transistor and another end of the second discharge transistor are electrically connected to a ground terminal.
The invention will be described with reference to the accompanying drawings, wherein like numbers reference like elements.
Hereinafter, a preferred embodiment of the invention will be described with reference to the drawings. The drawings are used for easy descriptions. The embodiment described below does not unduly limit the contents of the invention described in the claims. Also, not all of the components described below are necessarily essential components of the invention.
An ink jet printer which is a printing device that ejects an ink as a liquid will be described below, as an example of a liquid ejecting apparatus according to the invention.
Examples of the liquid ejecting apparatus may include a printing device such as an ink jet printer; a coloring-material ejecting apparatus used in manufacturing a color filter in a liquid crystal display or the like; an electrode-material ejecting apparatus used in forming an electrode in an organic EL display, a surface-emitting display, or the like; and a bio-organic material ejecting apparatus used in manufacturing a biochip.
A printing device as an example of the liquid ejecting apparatus according to the embodiment is an ink jet printer that performs printing of an image which includes a figure, characters, and the like and corresponds to image data, in a manner that a dot is formed on a print medium such as paper by ejecting an ink in accordance with the image data supplied from an external host computer.
As illustrated in
The moving mechanism 3 includes a carriage motor 31 as a driving source of the moving object 2, a carriage guide shaft 32 having both fixed ends, and a timing belt 33 that extends substantially parallel to the carriage guide shaft 32 and is driven by the carriage motor 31.
A carriage 24 provided in the moving object 2 is supported by the carriage guide shaft 32 so as to freely reciprocate and is fixed to a portion of the timing belt 33. Therefore, if the timing belt 33 is driven by the carriage motor 31, the moving object 2 reciprocates in the direction Y with being guided by the carriage guide shaft 32.
A head unit 20 is provided at a portion of the moving object 2, which faces a medium P. The head unit 20 includes multiple nozzles. An ink is ejected from each of the nozzles in the direction Z. A control signal and the like are supplied to the head unit 20 via a flexible cable 190.
The liquid ejecting apparatus 1 includes a transport mechanism 4 that transports a medium P on a platen 40 in the direction X. The transport mechanism 4 includes a transport motor 41 as a driving source and a transport roller 42 that rotates by the transport motor 41 so as to transport the medium P in the direction X.
The head unit 20 ejects an ink onto a medium P at a timing at which the medium P is transported by the transport mechanism 4, and thereby an image is formed on a surface of the medium P.
As illustrated in
The control unit 10 includes a control circuit 100, a carriage motor driver 35, a transport motor driver 45, and a voltage generation circuit 90.
The control circuit 100 supplies a plurality of control signals for controlling various components, based on image data supplied from the host computer.
Specifically, the control circuit 100 supplies a control signal CTR1 to the carriage motor driver 35. The carriage motor driver 35 drives the carriage motor 31 in accordance with the control signal CTR1. Thus, moving of the carriage 24 (illustrated in
The control circuit 100 supplies a control signal CTR2 to the transport motor driver 45. The transport motor driver 45 drives the transport motor 41 in accordance with the control signal CTR2. Thus, moving of the medium P by the transport mechanism 4 (illustrated in
The control circuit 100 supplies a clock signal SCK, a print data signal SI, a latch signal LAT, a change signal CH, a drive data signal DRV, and a select signal EN to the head unit 20.
The voltage generation circuit 90 generates a voltage VHV having, for example, DC 42 V to the head unit 20. The voltage VHV may also be supplied to various components in the control unit 10.
The head unit 20 includes a drive signal generation circuit 50, a power supply switching circuit 70, a drive IC 80, and an ejection module 21.
The voltage VHV, the drive data signal DRV, and the select signal EN are supplied to the drive signal generation circuit 50.
The drive signal generation circuit 50 generates a drive signal COM by class-D amplifying a signal based on the drive data signal DRV to have a voltage based on the voltage VHV. Then, the drive signal generation circuit supplies the generated drive signal to the drive IC 80. The drive signal generation circuit 50 generates a criterion voltage signal VBS having, for example, DC 5 V by stepping down the voltage VHV, and supplies the generated criterion voltage signal to the ejection module 21. The drive signal generation circuit 50 generates a power-supply control signal CTVHV based on the drive data signal DRV and supplies the generated power-supply control signal to the power supply switching circuit 70. Here, the select signal EN is a signal for an instruction of whether the drive data signal DRV supplied to the drive signal generation circuit 50 is a data signal for generating the drive signal COM or a data signal for generating the power-supply control signal CTVHV.
In a case where the generated drive signal COM is not normal, the drive signal generation circuit 50 supplies an error signal ERR to the control circuit 100.
The voltage VHV and the power-supply control signal CTVHV are supplied to the power supply switching circuit 70. The power supply switching circuit 70 performs switching of whether the potential of a voltage VHV-TG supplied to the drive IC 80 has a potential based on the voltage VHV or has a ground potential, in accordance with the power-supply control signal CTVHV.
The clock signal SCK, the print data signal SI, the latch signal LAT, the change signal CH, the voltage VHV-TG, and the drive signal COM are supplied to the drive IC 80.
The drive IC 80 performs switching of whether or not the drive signal COM is selected in a predetermined period, based on the clock signal SCK, the print data signal SI, the latch signal LAT, and the change signal CH. The drive signal COM selected by the drive IC 80 is supplied to the ejection module 21 as a drive signal VOUT. The voltage VHV-TG is used for generating a signal of a high voltage logic, which is used for selecting the drive signal COM, for example.
The ejection module 21 includes a plurality of ejection units 600 including a piezoelectric element 60.
The drive signal VOUT supplied to the ejection module 21 is supplied to one end of the piezoelectric element 60. The criterion voltage signal VBS is supplied to the other end of the piezoelectric element 60. The piezoelectric element 60 performs displacement in accordance with a potential difference between the drive signal VOUT and the criterion voltage signal VBS. Thus, an ink of an amount depending on the displacement is ejected from the ejection unit 600.
Details of the drive signal generation circuit 50, the power supply switching circuit 70, the drive IC 80, and the ejection module 21 described above will be described later.
Next, the drive signal generation circuit 50 will be described with reference to
The drive signal generation circuit 50 has a plurality of terminals including terminals Drv-In, En-In, Err-Out, Vhv-In, Vbs-Out, Ctvh-Out, Com-Out, and Gnd-In, for electrical connections with various external components. A ground potential (for example, 0 V) is supplied to the terminal Gnd-In among the above terminals, in the liquid ejecting apparatus 1.
The integrated circuit 500 includes a GVDD generation circuit 410, a signal selection circuit 420, a power-supply control signal generation circuit 430, a criterion voltage circuit 450, a digital-to-analog converter (DAC) circuit 310, a detection circuit 320, a determination circuit 350, a modulation circuit 510, a gate drive circuit 520, and an LC discharge circuit 530.
The integrated circuit 500 has a plurality of terminals including terminals Drv, En, Err, Vhv, Vfb, Vbs, Ctvh, Bst, Hdr, Sw, Gvd, Ldr, and Gnd for electrical connections with various components of the drive signal generation circuit 50.
The voltage VHV is supplied to the GVDD generation circuit 410 via the terminal Vhv-In and the terminal Vhv. The GVDD generation circuit 410 generates a voltage GVDD by changing the voltage of the voltage VHV and supplies the generated voltage GVDD to the criterion voltage circuit 450 and the gate drive circuit 520.
The GVDD generation circuit 410 is constituted by, for example, a linear regulator circuit or a switching regulator circuit. The GVDD generation circuit 410 may be provided on the outside of the integrated circuit 500.
The drive data signal DRV is supplied to the signal selection circuit 420 via the terminal Drv-In and the terminal Drv, and the select signal EN is supplied to the signal selection circuit 420 via the terminal En-In and the terminal En. The signal selection circuit 420 determines whether the drive data signal DRV is a signal to be supplied to the DAC circuit 310 or a signal to be supplied to each of the power-supply control signal generation circuit 430 and the LC discharge circuit 530, based on the select signal EN. Then, the signal selection circuit supplies the drive data signal to the corresponding component.
Specifically, the signal selection circuit 420 includes a plurality of registers (not illustrated). In a case where the drive data signal DRV is a signal to be supplied to the DAC circuit 310, the signal selection circuit 420 holds the drive data signal DRV in a plurality of registers corresponding to the DAC circuit 310, in accordance with the select signal EN. The signal selection circuit 420 supplies the held signal as an original digital drive signal dA to the DAC circuit 310.
In a case where the drive data signal DRV is a signal to be supplied to each of the power-supply control signal generation circuit 430 and the LC discharge circuit 530, the signal selection circuit 420 holds data of the drive data signal DRV, which corresponds to each of the power-supply control signal generation circuit 430 and the LC discharge circuit 530, in a predetermined register in accordance with the select signal EN. The signal selection circuit 420 supplies the held signal as discharge control signals DIS1 and DIS2 to the power-supply control signal generation circuit 430 and the LC discharge circuit 530, respectively.
A control signal STOP is supplied from the criterion voltage circuit 450 to the signal selection circuit 420. In a case where the control signal STOP is supplied, the signal selection circuit 420 holds predetermined data corresponding to each of the power-supply control signal generation circuit 430 and the LC discharge circuit 530 in a predetermined register regardless of the drive data signal DRV and the select signal EN. The signal selection circuit 420 supplies the held signal as discharge control signals DIS1 and DIS2 to the power-supply control signal generation circuit 430 and the LC discharge circuit 530, respectively. In a case where the control signal STOP is supplied to the signal selection circuit 420, the drive signal generation circuit 50 stops generation of the drive signal COM. Details of the control signal STOP will be described later.
The discharge control signal DIS1 is supplied to the power-supply control signal generation circuit 430. The power-supply control signal generation circuit 430 includes an open drain circuit (not illustrated). In a case where the supplied discharge control signal DIS1 indicates being active, the power-supply control signal generation circuit 430 controls the open drain circuit to be in an OFF state and sets the terminal Ctvh to have high impedance.
In a case where the discharge control signal DIS1 indicates being inactive, the power-supply control signal generation circuit 430 controls the open drain circuit to be in an ON state and sets the terminal Ctvh to have a ground potential. At this time, the power-supply control signal CTVHV having an L level is supplied to the power supply switching circuit 70 illustrated in
In descriptions of
The voltage GVDD is supplied to the criterion voltage circuit 450. The criterion voltage circuit 450 generates the criterion voltage signal VBS by stepping down the supplied voltage GVDD.
The criterion voltage signal VBS generated by the criterion voltage circuit 450 is supplied to the ejection module 21 illustrated in
The DAC circuit 310 converts the original drive signal dA into an original analog drive signal aA and supplies the original analog drive signal to the modulation circuit 510. The DAC circuit 310 supplies a digital signal based on the original drive signal dA to the detection circuit 320.
The detection circuit 320 determines whether or not the signal which is based on the original drive signal dA and is supplied from the DAC circuit 310 is within a predetermined range.
The determination circuit 350 determines whether or not the original drive signal dA is normal, in accordance with a detection result of the detection circuit 320. In a case where it is determined that the original drive signal dA is not normal, the determination circuit 350 generates the error signal ERR and supplies the generated error signal ERR to the control circuit 100 illustrated in
The modulation circuit 510 includes an adder 512, an adder 513, a comparator 514, an inverter 515, an integral attenuator 516, and an attenuator 517.
The integral attenuator 516 attenuates and integrates a voltage signal of the drive signal COM supplied via the terminal Vfb, and then supplies the voltage signal to an input end (−) of the adder 512.
The original drive signal aA is supplied to the input end (+) of the adder 512. The adder 512 subtracts a voltage signal supplied from the integral attenuator 516 to the input end (−) of the adder 512, from the original drive signal aA supplied to the input end (+) thereof. Then, the adder 512 performs integration. A voltage signal obtained by the subtraction and the integration is supplied to the input end (+) of the adder 513.
Here, although the maximum voltage of the original drive signal aA is a low voltage of, for example, about 2 V, the maximum voltage of the drive signal COM is a high voltage of, for example, about 40 V. Therefore, the integral attenuator 516 attenuates the voltage of the drive signal COM in order to cause the amplitude ranges of both the voltage to match with each other when the deviation is obtained.
The attenuator 517 attenuates a high-frequency component of the voltage signal of the drive signal COM input via the terminal Ifb and supplies the voltage to the input end (−) of the adder 513.
The adder 513 subtracts a voltage supplied from the attenuator 517 to the input end (−), from the voltage supplied from the adder 512 to the input end (+), and outputs a voltage signal As as a result of the subtraction to the comparator 514.
The voltage signal As output from the adder 513 is a voltage obtained by subtracting the voltage supplied to the terminal Vfb from the voltage of the original drive signal aA and further subtracting the voltage supplied to the terminal Ifb. That is, the voltage signal As is a voltage signal obtained in a manner that a deviation obtained by subtracting an attenuation voltage of the drive signal COM to be output, from the voltage of the aimed original drive signal aA is corrected with the high-frequency component of the drive signal COM.
The comparator 514 generates a modulation signal Ms based on the voltage signal As supplied from the adder 513. Specifically, in a case where the voltage of the voltage signal As supplied from the adder 513 rises and is equal to or higher than a predetermined threshold Vth1, the comparator 514 generates a modulation signal Ms having an H level. In a case where the voltage of the voltage signal As is lowered and is lower than a predetermined threshold Vth2, the comparator 514 generates a modulation signal Ms having an L level. The threshold Vth1 and the threshold Vth2 are set to have a relationship of threshold Vth1>threshold Vth2.
The comparator 514 supplies the generated modulation signal Ms to a first gate driver 521 provided in the gate drive circuit 520. The comparator 514 supplies the generated modulation signal Ms to a second gate driver 522 provided in the gate drive circuit 520, via an inverter 515. Thus, a signal supplied from the comparator 514 to the first gate driver 521 and a signal supplied to the second gate driver 522 have logical levels which have an exclusive relationship.
Here, the phrase that the logical levels of the signals supplied to the first gate driver 521 and the second gate driver 522 have an exclusive relationship includes a concept that a timing is controlled such that the logical levels of the signals supplied to the first gate driver 521 and the second gate driver 522 do not have simultaneously an H level.
The gate drive circuit 520 includes the first gate driver 521 and the second gate driver 522.
The first gate driver 521 shifts the level of the voltage of the modulation signal Ms output from the comparator 514 and then outputs a signal obtained by the shift from the terminal Hdr as a first amplification control signal Hgd.
Specifically, a voltage is supplied to a high-potential side of the power-supply voltage of the first gate driver 521 via the terminal Bst, and a voltage is supplied to a low-potential side via the terminal Sw. The terminal Bst is commonly connected to one end of a capacitor 541 provided on the outside of the integrated circuit 500 and a cathode terminal of a diode 542 for preventing a backflow. The other end of the capacitor 541 is connected to the terminal Sw. The anode terminal of the diode 542 is connected to the terminal Gvd to which the voltage GVDD is supplied. Thus, a potential difference between the terminal Bst and the terminal Sw is substantially equal to a potential difference between both the ends of the capacitor 541, that is, the voltage GVDD. The first gate driver 521 generates the first amplification control signal Hgd having a voltage larger than the voltage at the terminal Sw by the voltage GVDD, in accordance with the input modulation signal Ms. Then, the first gate driver outputs the generated first amplification control signal from the terminal Hdr.
The second gate driver 522 operates on a potential side lower than the first gate driver 521. The second gate driver 522 shifts a level of a voltage of a signal obtained by the inverter 515 inverting the modulation signal Ms output from the comparator 514. Then, the second gate driver outputs a signal obtained by the shift, from the terminal Ldr as a second amplification control signal Lgd.
Specifically, the voltage GVDD is supplied to a high-potential side of the power-supply voltage of the second gate driver 522, and the ground potential is supplied to a low-potential side. The second gate driver 522 generates the second amplification control signal Lgd having a voltage which is larger than the voltage at the terminal Gnd by the voltage GVDD, in accordance with the inverted signal of the supplied modulation signal Ms. Then, the second gate driver outputs the second amplification control signal from the terminal Ldr.
The LC discharge circuit 530 includes a resistor 531 and a transistor 532. Descriptions will be made below on the assumption that the transistor 532 is an NMOS transistor.
One end of the resistor 531 is connected to the terminal Vfb. The other end of the resistor 531 is connected to a drain terminal of the transistor 532.
The discharge control signal DIS2 is supplied to a gate terminal of the transistor 532. The ground potential is supplied to a source terminal of the transistor 532.
In a case where the discharge control signal DIS2 having an H level is supplied to the gate terminal of the transistor 532, the transistor 532 is controlled to turn into the ON state. At this time, the ground potential is supplied to the terminal Com-Out to which the drive signal COM is output, via resistors 531 and 571 and the transistor 532. In other words, the transistor 532 is provided to be capable of switching an electrical connection between the terminal Com-Out and the ground potential.
The output circuit 550 includes transistors 551 and 552, resistors 553 and 554, and a low pass filter 560. Descriptions will be made below on the assumption that the transistors 551 and 552 are NMOS transistors.
The voltage VHV is supplied to a drain terminal of the transistor 551. A gate terminal of the transistor 551 is connected to one end of the resistor 553. A source terminal of the transistor 551 is connected to the terminal Sw. The other end of the resistor 553 is connected to the terminal Hdr. Thus, the first amplification control signal Hgd is supplied to the gate terminal of the transistor 551.
A drain terminal of the transistor 552 is connected to the source terminal of the transistor 551. A gate terminal of the transistor 552 is connected to one end of the resistor 554. The ground potential is supplied to a source terminal of the transistor 552. The other end of the resistor 554 is connected to the terminal Ldr. Thus, the second amplification control signal Lgd is supplied to the gate terminal of the transistor 552.
In the transistors 551 and 552 connected in the above-described manner, in a case where the transistor 551 is controlled to be in the OFF state, and the transistor 552 is controlled to be in the ON state, a connection point connected to the terminal Sw has the ground potential, and the voltage GVDD is supplied to the terminal Bst. In a case where the transistor 551 is controlled to be in the ON state, and the transistor 552 is controlled to be in the OFF state, the voltage VHV is supplied to the connection point connected to the terminal Sw. Thus, a voltage obtained by adding the voltage VHV and the voltage GVDD is supplied to the terminal Bst. That is, the voltage of the terminal Sw changes to the ground potential and the voltage VHV in accordance with operations of the transistors 551 and 552, by using the capacitor 541 as a floating power supply. Thereby, the first gate driver 521 that drives the transistor 551 supplies the first amplification control signal Hgd having the voltage VHV as an L level and the voltage of the voltage VHV+ the voltage GVDD as an H level, to the gate terminal of the transistor 551. The transistor 551 performs a switching operation based on the first amplification control signal Hgd.
The second gate driver 522 that drives the transistor 552 outputs the second amplification control signal Lgd having the ground potential as an L level and the voltage GVDD as an H level, regardless of the operations of the transistors 551 and 552. The transistor 552 performs a switching operation based on the second amplification control signal Lgd.
Accordingly, an amplification modulation signal obtained by amplifying the modulation signal Ms based on the voltage VHV is generated at the connection point between the source terminal of the transistor 551 and the drain terminal of the transistor 552. That is, the transistors 551 and 552 function as an amplification circuit that amplifies the voltage of the modulation signal Ms. As described above, the first amplification control signal Hgd and the second amplification control signal Lgd for driving the transistors 551 and 552 have an exclusive relationship. That is, the transistor 551 and the transistor 552 are controlled not to simultaneously in the ON state.
The low pass filter 560 includes an inductor 561 and a capacitor 562.
One end of the inductor 561 is commonly connected to the source terminal of the transistor 551 and the drain terminal of the transistor 552. The other end of the inductor 561 is commonly connected to the terminal Com-Out from which the drive signal COM is output and one end of the capacitor 562. The ground potential is supplied to the other end of the capacitor 562.
In this manner, the inductor 561 and the capacitor 562 smooth the amplification modulation signal supplied to the connection point between the transistor 551 and the transistor 552. Thus, the drive signal COM is generated by demodulating the amplification modulation signal.
The first feedback circuit 570 includes a resistor 571 and a resistor 572. One end of the resistor 571 is connected to the terminal Com-Out. The other end of the resistor 571 is commonly connected to the terminal Vfb and one end of the resistor 572. The voltage VHV is supplied to the other end of the resistor 572. Thus, the drive signal COM passing from the terminal Com-Out through the first feedback circuit 570 is pulled up and then is fed back to the terminal Vfb.
The second feedback circuit 580 includes resistors 581 and 582 and capacitors 583, 584, and 585.
One end of the capacitor 583 is connected to the terminal Com-Out. The other end of the capacitor 583 is commonly connected to one end of the resistor 581 and one end of the resistor 582. The ground potential is supplied to the other end of the resistor 581. Thus, the capacitor 583 and the resistor 581 function as a high pass filter. The cutoff frequency of the high pass filter constituted by the capacitor 583 and the resistor 581 is set to about 9 MHz, for example.
The other end of the resistor 582 is commonly connected to one end of the capacitor 584 and one end of the capacitor 585. The ground potential is supplied to the other end of the capacitor 584. Thus, the resistor 582 and the capacitor 584 function as a low pass filter. The cutoff frequency of the high pass filter constituted by the resistor 582 and the capacitor 584 is set to about 160 MHz, for example.
As described above, the second feedback circuit 580 is constituted by the high pass filter and the low pass filter. Thus, the second feedback circuit 580 functions as a band pass filter that causes a predetermined frequency band of the drive signal COM to pass therethrough.
The other end of the capacitor 585 is connected to the terminal Ifb. Thus, a DC component is cut off from the high-frequency component of the drive signal COM by the drive signal passing through the second feedback circuit 580, and the resultant of the cutoff is fed back to the terminal Ifb.
The drive signal COM is a signal obtained by smoothing the amplification modulation signal with the low pass filter 560. The drive signal COM is fed back to the adder 512 in a state of being integrated and subtracted via the terminal Vfb. Thus, self-oscillation occurs at a frequency determined by a feedback delay and a feedback transfer function. However, the delay degree of a feedback path via the terminal Vfb is large. Thus, it may not possible that the frequency of the self-oscillation is set to be as high as accuracy of the drive signal COM can be sufficiently secured, only by the feedback via the terminal Vfb. Thus, a path of feeding a high-frequency component of the drive signal COM via the terminal Ifb is provided in addition to the path via the terminal Vfb, and thereby it is possible to reduce the delay in the entirety of the circuit. Accordingly, the frequency of the voltage signal As is set to be as high as the accuracy of the drive signal COM can be sufficiently secured, in comparison to a case where the path via the terminal Ifb is not provided.
In the above-described drive signal generation circuit 50, the configuration including the modulation circuit 510, the gate drive circuit 520, the LC discharge circuit 530, the output circuit 550, the capacitor 541, and the diode 542 corresponds to the drive circuit 51 that generates the drive signal COM. The terminal Com-Out corresponds to a terminal for outputting the drive signal COM generated by the drive circuit 51 and is an example of “a drive-signal output terminal”.
Next, a configuration and an operation of the power supply switching circuit 70 will be described with reference to
The power supply switching circuit 70 includes transistors 471, 472, and 473 and resistors 474 and 475. Descriptions will be made below on the assumption that the transistor 471 is a PMOS transistor, and the transistors 472 and 473 are NMOS transistors.
The voltage VHV is supplied to a source terminal of the transistor 471 and one end of the resistor 474. A gate terminal of the transistor 471 is commonly connected to the other end of the resistor 474 and a drain terminal of the transistor 472. A drain terminal of the transistor 471 is connected to one end of the resistor 475.
A voltage Vdd1 is supplied to a gate terminal of the transistor 472. A source terminal of the transistor 472 is connected to a gate terminal of the transistor 473. The power-supply control signal CTVHV is supplied to the source terminal of the transistor 472. Here, the voltage Vdd1 is a DC voltage signal having a predetermined voltage.
A drain terminal of the transistor 473 is connected to the other end of the resistor 475. The ground potential is supplied to a source terminal of the transistor 473.
The power supply switching circuit 70 constituted as described above performs switching of whether or not the voltage VHV is supplied to the drive IC 80 as the voltage VHV-TG, in accordance with the power-supply control signal CTVHV supplied from the drive signal generation circuit 50.
Specifically, in a case where the discharge control signal DIS1 indicating being inactive is supplied to the power-supply Control signal generation circuit 430, the power-supply control signal generation circuit 430 sets the terminal Ctvh-Out to have a ground potential. Thus, the power-supply control signal CTVHV becomes a signal having an L level. Thus, the transistor 473 is controlled to be in the OFF state, and the transistor 472 is controlled to be in the ON state. Thus, the ground potential is supplied to the gate terminal of the transistor 471 via the transistor 472. Accordingly, the transistor 471 is controlled to be in the ON state.
As described above, in a case where the power-supply control signal CTVHV is a signal having an L level, the transistor 471 is controlled to be in the ON state, and the transistor 473 is controlled to be in the OFF state. Thus, the power supply switching circuit 70 supplies the voltage VHV supplied via the transistor 471, to the drive IC 80 as the voltage VHV-TG.
In a case where the discharge control signal DIS1 indicating being active is supplied to the power-supply control signal generation circuit 430, the power-supply control signal generation circuit 430 sets the terminal Ctvh-Out to have high impedance. At this time, the voltage at the terminal Ctvh-Out is the voltage Vdd1 supplied via the transistor 472. In other words, the power-supply control signal CTVHV becomes a signal having an H level. Thus, the transistor 473 is controlled to be in the ON state. At this time, the voltage VHV is supplied to the drain terminal of the transistor 472 and the gate terminal of the transistor 471 via the resistor 474. Thus, the transistor 471 is controlled to be in the OFF state.
As described above, in a case where the power-supply control signal CTVHV is a signal having an H level, the transistor 471 is controlled to be in the OFF state, and the transistor 473 is controlled to be in the ON state. Accordingly, the power supply switching circuit 70 supplies the ground potential supplied via the resistor 475 and the transistor 472, to the drive IC 80 as the voltage VHV-TG.
Next, a configuration and an operation of the drive IC 80 will be described.
Firstly, an example of the drive signal COM supplied to the drive IC 80 will be described with reference to
As illustrated in
The drive signal generation circuit 50 generates a voltage waveform Bdp in the period T2. In a case where the voltage waveform Bdp is supplied to the piezoelectric element 60, the ink of a small amount which is smaller than the predetermined amount is ejected from the corresponding ejection unit 600.
The drive signal generation circuit 50 generates a voltage waveform Cdp in the period T3. In a case where the voltage waveform Cdp is supplied to the piezoelectric element 60, the piezoelectric element 60 performs displacement as small as the ink is not ejected from the corresponding ejection unit 600. Thus, a dot is not formed on the medium P. The voltage waveform Cdp is a voltage waveform for preventing an increase of viscosity of an ink by finely vibrating the ink in the vicinity of an aperture portion of a nozzle in the ejection unit 600. In the following descriptions, causing the piezoelectric element 60 to perform displacement as much as the ink is not ejected from the ejection unit 600 in order to prevent an increase of the viscosity of the ink is referred to as “fine vibration”.
Here, all of voltages at start timings of the voltage waveform Adp, the voltage waveform Bdp, and the voltage waveform Cdp and voltages at end timings thereof are commonly a voltage Vc. That is, the voltage waveforms Adp, Bdp, and Cdp are voltage waveforms in which a voltage starts at the voltage Vc and ends at the voltage Vc. Thus, the drive signal generation circuit 50 outputs the drive signal COM having a voltage waveform in which the voltage waveforms Adp, Bdp, and Cdp are consecutive in the cycle Ta.
If the voltage waveform Adp is supplied to the piezoelectric element 60 in the period T1, and the voltage waveform Bdp is supplied to the piezoelectric element 60 in the period T2. Thus, an ink of a median amount and an ink of a small amount are ejected from the ejection unit 600 in the cycle Ta. Accordingly, “a large dot” is formed on the medium P. If the voltage waveform Adp is supplied to the piezoelectric element 60 in the period T1, and the voltage waveform Bdp is not supplied to the piezoelectric element 60 in the period T2, the ink of a median amount is ejected from the ejection unit 600 in the cycle Ta. Accordingly, “a medium dot” is formed on the medium P. If the voltage waveform Adp is not supplied to the piezoelectric element 60 in the period T1, and the voltage waveform Bdp is supplied to the piezoelectric element 60 in the period T2, the ink of a small amount is ejected from the ejection unit 600 in the cycle Ta. Accordingly, “a small dot” is formed on the medium P. If the voltage waveforms Adp and Bdp are not supplied to the piezoelectric element 60 in the periods T1 and T2, and the voltage waveform Cdp is supplied to the piezoelectric element 60 in the period T3, fine vibration is performed without ejecting the ink from the ejection unit 600, in the cycle Ta. In this case, a dot is not formed on the medium P.
The clock signal SCK, the print data signal SI, the latch signal LAT, the change signal CH, and the voltage VHV-TG are supplied to the selection control circuit 210. A set of a shift register (S/R) 212, a latch circuit 214, and a decoder 216 is provided in the selection control circuit 210, so as to correspond to each ejection unit 600. That is, sets of the shift registers 212, the latch circuits 214, and the decoders 216, of which the number is equal to the total number n of the ejection unit 600, are provided in the head unit 20.
The shift register 212 holds two-bit print data [SIH, SIL] included in a print data signal SI, for each corresponding ejection unit 600.
In detail, shift registers 212 of which the stage number corresponds to the ejection unit 600 are continuously connected to each other, and the print data signal SI supplied in serial is sequentially transferred to the subsequent stages in accordance with the clock signal SCK. In
Each of latch circuits 214 of which the number is n latches the print data [SIH, SIL] held in the corresponding shift register 212, at the rising edge of the latch signal LAT.
Each of decoders 216 of which the number is n generates a selection signal S by decoding the two-bit print data [SIH, SIL] latched by the corresponding latch circuit 214, and supplies the generated selection signal S to the selection circuit 230.
The selection circuits 230 are provided to correspond to the ejection units 600, respectively. That is, the number of selection circuits 230 in one head unit 20 is equal to the total number n of the ejection units 600 in the head unit 20. The selection circuit 230 controls a supply of the drive signal COM to the piezoelectric element 60 based on the selection signal S supplied from the decoder 216.
As illustrated in
The selection signal S is supplied from the decoder 216 to a gate terminal of the transistor 235. The logic of the selection signal S is inverted by the inverter 232, and the signal having the inverted logic is supplied to a gate terminal of the transistor 236.
A drain terminal of the transistor 235 and a source terminal of the transistor 236 are connected to a terminal TG-In. The drive signal COM is supplied to the terminal TG-In. If the transistor 235 and the transistor 236 are controlled to be in the ON or OFF state, in accordance with the selection signal S, the drive signal VOUT is output from a terminal TG-Out which is commonly connected to a source terminal of the transistor 235 and a drain terminal of the transistor 236, and then is supplied to the ejection module 21. The terminal TG-In is an example of “a first terminal”. The terminal TG-Out is an example of “a second terminal”. The transfer gate 234 is an example of “a switching circuit”. In the following descriptions, a case where the transistor 235 and the transistor 236 in the transfer gate 234 are controlled to be in a conductive state is referred to as controlling of the transfer gate 234 to be in the ON state. In addition, a case where the transistor 235 and the transistor 236 are controlled to be in a non-conductive state is referred to as controlling of the transfer gate 234 to be in the OFF state.
Next, contents of decoding of the decoder 216 will be described with reference to
The two-bit print data [SIH, SIL], the latch signal LAT, and the change signal CH are input to the decoder 216. The decoder 216 outputs the selection signal S having a logical level based on the print data [SIH, SIL], in each of the periods T1, T2, and T3 defined by the latch signal LAT and the change signal CH.
Specifically, in a case where the print data [SIH, SIL] is [1, 1] for defining “a large dot”, the decoder 216 outputs the selection signal S which has an H level in the period T1, an H level in the period T2, and an L level in the period T3.
In a case where the print data [SIH, SIL] is [1, 0] for defining “a medium dot”, the decoder 216 outputs the selection signal S which has an H level in the period T1, an L level in the period T2, and an L level in the period T3.
In a case where the print data [SIH, SIL] is [0, 1] for defining “a small dot”, the decoder 216 outputs the selection signal S which has an L level in the period T1, an H level in the period T2, and an L level in the period T3.
In a case where the print data [SIH, SIL] is [0, 0] for defining “fine vibration”, the decoder 216 outputs the selection signal S which has an L level in the period T1, an L level in the period T2, and an H level in the period T3.
Here, the logical level of the selection signal S is shifted to a high amplitude logic based on the voltage VHV-TG, by a level shifter (not illustrated).
An operation of generating the drive signal VOUT based on the drive signal COM and supplying the generated drive signal VOUT to the ejection unit 600 in the ejection module 21, in the above-described drive IC 80, will be described with reference to
The print data signal SI is serially supplied in synchronization with the clock signal SCK and is sequentially transferred in the shift register 212 corresponding to the ejection unit 600. If a supply of the clock signal SCK stops, the print data [SIH, SIL] corresponding to the ejection unit 600 is held in each of the shift registers 212. The print data signal SI is supplied in order corresponding to the ejection units 600 of the final n-th stage, . . . , the second stage, and the first stage in the shift register 212.
Here, if the latch signal LAT rises, each of the latch circuits 214 latches the print data [SIH, SIL] held in the corresponding shift register 212. In
The decoder 216 outputs the selection signal S having a logical level depending on the contents illustrated in
In a case where the print data [SIH, SIL] is [1, 1], the selection circuit 230 selects the voltage waveform Adp in the period T1, selects the voltage waveform Bdp in the period T2, and does not select the voltage waveform Cdp in the period T3, in accordance with the selection signal S. As a result, the drive signal VOUT corresponding to a large dot as illustrated in
In a case where the print data [SIH, SIL] is [1, 0], the selection circuit 230 selects the voltage waveform Adp in the period T1, does not select the voltage waveform Bdp in the period T2, and does not select the voltage waveform Cdp in the period T3, in accordance with the selection signal S. As a result, the drive signal VOUT corresponding to a medium dot as illustrated in
In a case where the print data [SIH, SIL] is [0, 1], the selection circuit 230 does not select the voltage waveform Adp in the period T1, selects the voltage waveform Bdp in the period T2, and does not select the voltage waveform Cdp in the period T3, in accordance with the selection signal S. As a result, the drive signal VOUT corresponding to a small dot as illustrated in
In a case where the print data [SIH, SIL] is [0, 0], the selection circuit 230 does not select the voltage waveform Adp in the period T1, does not select the voltage waveform Bdp in the period T2, and selects the voltage waveform Cdp in the period T3, in accordance with the selection signal S. As a result, the drive signal VOUT corresponding to fine vibration as illustrated in
Next, a configuration and an operation of the ejection module 21 and the ejection unit 600 will be described.
As illustrated in
As illustrated in
The flow path substrate 670 is a plate-shape member for forming a flow path of an ink. As illustrated in
The casing member 640 is a structural body manufactured by injection molding with a resin material, for example. The casing member is fixed to another surface of the flow path substrate 670 in the direction Z. As illustrated in
The vibration absorption member 633 is a component to absorb pressure fluctuation occurring in the reservoir. Specifically, the vibration absorption member 633 is fixed to one surface side of the flow path substrate 670 in the direction Z such that the opening portion 671, the relay flow path 674, and the plurality of supply flow paths 672 which have been formed in the flow path substrate 670 are closed, and thereby constitute the bottom surface of the reservoir. Such a vibration absorption member 633 includes, for example, a compliance substrate which is a flexible sheet member capable of elastically deforming.
As illustrated in
As illustrated in
As illustrated in
The sealing member 610 in
In the ejection module 21 constituted in the above-described manner, a configuration including the piezoelectric element 60, the cavity 631, the vibration plate 621, and the nozzle 651 corresponds to the ejection unit 600.
As illustrated in
The nozzle row L illustrated in
Here, in the embodiment, the n nozzles 651 for forming the nozzle row L are provided at high density, that is, 300 pieces or more per 1 inch in the ejection module 21. Therefore, in the ejection module 21, n piezoelectric elements 60 are provided at high density so as to correspond to the n nozzles 651.
In the embodiment, the piezoelectric body 601 used in the piezoelectric element 60 is preferably a thin film having a thickness which is equal to or smaller than 1 μm, for example. Thus, it is possible to increase an amount of displacement of the piezoelectric element 60 with respect to the potential difference between the electrode 611 and the electrode 612.
Here, an ejection operation of an ink ejected from the nozzle 651 will be described with reference to
In a state of (a) of
In a case where the voltage of the drive signal VOUT is controlled to approach the voltage of the criterion voltage signal VBS, as illustrated in (b) of
Then, the voltage of the drive signal VOUT is controlled to be separated from the voltage of the criterion voltage signal VBS. At this time, as illustrated in (c) of
In the embodiment, the states of (a) to (c) of
The displacement of the piezoelectric element 60 and the vibration plate 621 with respect to the drive signal VOUT as illustrated in
As described above, the piezoelectric element 60 performs displacement by the potential difference between the electrodes 611 and 612, so as to eject an ink. However, in a case where a not-intended voltage is supplied to any of the electrode 611 and the electrode 612, the piezoelectric element 60 performs not-intended displacement. Therefore, not-intended stress may occur in the piezoelectric element 60 and the vibration plate 621.
As illustrated in (a) of
As illustrated in (b) of
Stress occurring at the contact point between the vibration plate 621 and the cavity 631 may vary depending on the position of the contact point between the vibration plate 621 and the cavity 631. Specifically, regarding the stress occurring at the contact point between the vibration plate 621 and the cavity 631 in the direction Y, larger stress occurs at a point which is the contact point between the vibration plate 621 and the cavity 631 and at which the vibration plate 621 performs the maximum displacement in the direction Z.
Examples of a factor of such displacement of the vibration plate 621 include a natural vibration occurring in the vibration plate 621.
As described above, larger stress F2 may be applied to the contact point a between the vibration plate 621 and the cavity 631 among the points at which the displacement ΔD of the vibration plate 621 is the maximum, in the direction Y.
In a case where stress F2 larger than assumed concentrates on the contact point a between the vibration plate 621 and the cavity 631, cracks may occur in the vibration plate 621. In a case where the drive signal COM is applied to the electrode 611 in a state where the vibration plate 621 performs displacement larger than assumed, a load larger than necessary may be applied to the vibration plate 621 by the displacement of the piezoelectric element 60. As a result, cracks may occur in the vibration plate 621.
If the cracks occur in the vibration plate 621, the ink with which the cavity 631 is filled is leaked from the cracks. Therefore, the amount of the ejected ink with respect to the change of the internal volume of the cavity 631 may vary. As a result, ejection accuracy of the ink is deteriorated.
In particular, the criterion voltage signal VBS supplied to the electrode 612 is commonly supplied to the plurality of piezoelectric elements 60 provided in the ejection module 21. Thus, in a case where the criterion voltage signal VBS has a not-intended voltage, the not-intended voltage influences displacement of the plurality of piezoelectric elements 60 and the vibration plate 621. As a result, cracks may occur in a plurality of vibration plates 621, and may influence ejection accuracy of the entirety of the liquid ejecting apparatus 1.
In a case where the voltage of the criterion voltage signal VBS supplied to the electrode 612 and thus becomes higher than the voltage of the drive signal VOUT supplied to the electrode 611, the function of the piezoelectric element 60 may be impaired.
The piezoelectric body 601 of the piezoelectric element 60 has a difficulty in being formed as a single crystal. Thus, the piezoelectric body 601 is formed as a polycrystal which is an aggregate of microcrystals of a ferroelectric substance. At time of manufacturing, since a direction of spontaneous polarization of each microcrystal is spontaneously oriented in disjointed directions, piezoelectric characteristics of the piezoelectric body 601 are not shown. Thus, before the piezoelectric element 60 is assembled in the head unit 20, a predetermined DC electric field is applied to the piezoelectric body 601 so as to perform polarization processing (poling) of aligning polarization directions. With the polarization processing, the piezoelectric characteristics of the piezoelectric body 601 are shown.
In the embodiment, in a case where a potential of the electrode 611 in the piezoelectric element 60 is higher than a potential of the electrode 612, an electric field having the same polarity as that at the time of the polarization processing of the piezoelectric body 601 is applied to the piezoelectric element 60. In a case where the potential of the electrode 611 in the piezoelectric element 60 is higher than the potential of the electrode 612, an electric field having a polarity (referred to as “a reverse polarity electric field” below) which is reverse to that at the time of the polarization processing of the piezoelectric body 601 is applied to the piezoelectric element 60.
If a reverse polarity electric field is applied to the piezoelectric element 60, the polarization direction aligned by the polarization processing, in the piezoelectric body 601, is disturbed. Such disturbance of the polarization direction deteriorates the piezoelectric characteristics, and thus operation failure of the piezoelectric element 60 may be caused.
The piezoelectric body 601 is a polycrystal. Thus, stress partially concentrates in a manufacturing process or in the middle of the polarization processing. Thus, the piezoelectric body 601 has latent micro-cracks. The application of the reverse polarity electric field to the piezoelectric element 60 not only disturbs the polarization direction of the piezoelectric body 601, but also causes micro-cracks to grow by a change manner of the polarization direction differing for each microcrystal. Thus, breaking the piezoelectric body 601 may be caused. In particular, in the piezoelectric body 601 which is a thin film of 1 μm or smaller as described in the embodiment, the growing cracks easily penetrate in a thickness direction. If the cracks penetrate in the thickness direction, an electrical short circuit may occur between the electrode 611 and the electrode 612, and thus the function of the piezoelectric element 60 may be impaired.
As described above, in a case where the voltage of the criterion voltage signal VBS fluctuates, the piezoelectric element 60 may perform not-intended displacement, and the ejection accuracy may be deteriorated. Further, with the fluctuation of the voltage, the function of the piezoelectric element 60 may be impaired.
In the embodiment, in the criterion voltage circuit 450 that generates the criterion voltage signal VBS, a configuration for improving accuracy of the criterion voltage signal VBS and a configuration for protecting the liquid ejecting apparatus 1 in a case where the voltage of the criterion voltage signal VBS is abnormal are provided.
The criterion voltage circuit 450 includes a voltage generation unit 451, a voltage detection unit 455, a clamp circuit 459, resistors 462, 463, and 464, and a transistor 465. The criterion voltage circuit 450 includes a terminal 466 to which the voltage GVDD as the power-supply voltage is supplied, a terminal 467 from which the criterion voltage signal VBS is output, and a terminal 468 connected to the ground potential. That is, the terminal 466 is an example of “a power supply terminal”. The terminal 467 is an example of “a criterion voltage-signal output terminal”. The terminal 468 is an example of “a ground terminal”.
One end of the resistor 462 is connected to the terminal 467. The other end of the resistor 462 is connected to one end of the resistor 463. The other end of the resistor 463 is connected to one end of the resistor 464. The other end of the resistor 464 is connected to the terminal 468. That is, the resistors 462, 463, and 464 are connected in series, between the terminal 467 and the terminal 468.
The voltage generation unit 451 includes transistors 452 and 454 and a comparator 453. In the following descriptions, descriptions will be made on the assumption that the transistors 452 and 454 are PMOS transistors.
An input end (+) of the comparator 453 is connected to the other end of the resistor 462 and the one end of the resistor 463. A first reference voltage Vref1 is supplied to an input end (−) of the comparator 453. An output end of the comparator 453 is connected to a gate terminal of the transistor 452.
A source terminal of the transistor 452 is connected to the terminal 466. A drain terminal of the transistor 452 is connected to the terminal 467.
The control signal STOP output by the voltage detection unit 455 described later is supplied to a gate terminal of the transistor 454. A source terminal of the transistor 454 is connected to the terminal 466. A drain terminal of the transistor 454 is connected to a power supply terminal (not illustrated) of the comparator 453.
The clamp circuit 459 includes a comparator 461 and a transistor 460.
An input end (+) of the comparator 461 is connected to the other end of the resistor 463 and the one end of the resistor 464. A second reference voltage Vref2 is supplied to an input end (−) of the comparator 461. An output end of the comparator 461 is connected to a gate terminal of the transistor 460.
A drain terminal as an example of one end of the transistor 460 is connected to the terminal 467. A source terminal as an example of the other end of the transistor 460 is connected to the terminal 468. The transistor 460 is an example of “a first discharge transistor”.
The voltage detection unit 455 includes resistors 457 and 458 and a comparator 456.
One end of the resistor 457 is connected to the terminal 467. The other end of the resistor 457 is connected to one end of the resistor 458. The other end of the resistor 458 is connected to the terminal 468. That is, the resistors 457 and 458 are connected in series, between the terminal 467 and the terminal 468.
An input end (+) of the comparator 456 is connected to the other end of the resistor 457 and the one end of the resistor 458. A third reference voltage Vref3 is supplied to an input end (−) of the comparator 456. An output end of the comparator 456 is connected to a gate terminal of the transistor 465.
Descriptions will be made below on the assumption that the transistor 465 is an NMOS transistor. The control signal STOP is supplied to the gate terminal of the transistor 465. A drain terminal as an example of one end of the transistor 465 is connected to the terminal 467. A source terminal as an example of the other end of the transistor 465 is connected to the terminal 468. The transistor 465 is an example of “a second discharge transistor”.
An operation of the criterion voltage circuit 450 constituted in the above-described manner will be described with reference to
As illustrated in
In a case where the voltage of the criterion voltage signal VBS is lower than a predetermined value, the voltage supplied to the input end (+) of the comparator 453 is lower than the first reference voltage Vref1. At this time, the comparator 453 outputs a signal having an L level. Thus, the transistor 452 is controlled to be in the ON state. Accordingly, with a path indicated by an arrow of a solid line in
In a case where the voltage of the criterion voltage signal VBS is higher than the predetermined value, the voltage supplied to the input end (+) of the comparator 453 is higher than the first reference voltage Vref1. At this time, the comparator 453 outputs a signal having an H level. Thus, the transistor 452 is controlled to be in the OFF state. Accordingly, with a path indicated by an arrow of a broken line in
As described above, the voltage generation unit 451 compares the first reference voltage Vref1 and a voltage based on the criterion voltage signal VBS to each other in the comparator 453. The transistor 452 turns into the ON or OFF state in accordance with a comparison result, and thereby the criterion voltage signal VBS having a predetermined voltage is generated. That is, the comparator 453 compares the first reference voltage Vref1 and the signal based on the criterion voltage signal VBS to each other, and is an example of “a first comparator”. The transistor 452 performs switching of whether or not the terminal 466 and the terminal 467 are electrically connected to each other, based on the comparison result of the comparator 453 and is an example of “a first transistor”.
However, the voltage of the criterion voltage signal VBS generated by the voltage generation unit 451 may rise to be higher than a predetermined value, in accordance with a change of the surrounding environment such as the temperature of the liquid ejecting apparatus 1 or a state of a load to which the criterion voltage signal VBS is supplied. In this case, it may not be possible that charges accumulated in the terminal 467 are sufficiently released to the terminal 468 via the resistors 462, 463, and 464.
In a case where the voltage of the criterion voltage signal VBS has risen, the criterion voltage circuit 450 in the embodiment includes the clamp circuit 459 that releases charges accumulated in the terminal 467.
As illustrated in
In a case where the voltage of the criterion voltage signal VBS rises, and the voltage supplied to the input end (+) of the comparator 461 is higher than the second reference voltage Vref2, the comparator 461 outputs a signal having an H level. Thus, the transistor 460 is controlled to be in the ON state. In this case, as indicated by a broken line in
Accordingly, even in a case where the voltage of the criterion voltage signal VBS may fluctuate by, for example, a change of the surrounding environment such as the temperature of the liquid ejecting apparatus 1 or a change of a state of a load to which the criterion voltage signal VBS is supplied, it is possible to reduce a concern of the voltage of the criterion voltage signal VBS fluctuating.
That is, the comparator 461 compares the second reference voltage Vref2 and the signal based on the criterion voltage signal VBS to each other and is an example of “a second comparator”. The transistor 465 performs switching of whether or not the terminal 467 and the terminal 468 are electrically connected to each other, based on a comparison result of the comparator 461 and is an example of “a second transistor”.
A portion of the ink ejected in the liquid ejecting apparatus 1 floats in the liquid ejecting apparatus 1. In a case where the floating ink adheres to the criterion voltage circuit 450 or the vicinity thereof, the terminal 467 and a different wiring pattern may have a short circuit by the adhering ink, and thus the terminal 467 may have a not-intended voltage. In a case where such a not-intended voltage is supplied to the terminal 467, the ejection module 21 in addition to the ejection characteristics of the ink may have a problem.
Thus, the criterion voltage circuit 450 in the embodiment includes the voltage detection unit 455 that stops an operation of the voltage generation unit 451 in a case where the voltage of the criterion voltage signal VBS has risen to be higher than the predetermined value, and performs an instruction to release the charges in the terminal 467.
As illustrated in
In a case where the voltage of the criterion voltage signal VBS rises, and the voltage supplied to the input end (+) of the comparator 456 is higher than the third reference voltage Vref3, the comparator 456 outputs the control signal STOP having an H level. The control signal STOP of an H level, which is output by the comparator 456 is an example of “a stop signal”.
The control signal STOP output by the comparator 456 is supplied to the gate terminal of the transistor 454 and the gate terminal of the transistor 465.
In a case where the control signal STOP having an H level is supplied to the gate terminal of the transistor 454, the transistor 454 is controlled to be in the OFF state. Thus, a supply of the voltage GVDD to the comparator 453 is stopped. Accordingly, the voltage generation unit 451 stops an operation, and a current is not supplied from the terminal 466 to the terminal 467.
In a case where the control signal STOP having an L level is supplied to the gate terminal of the transistor 454, the transistor 454 is controlled to be in the ON state. Thus, the voltage GVDD is supplied to the comparator 453. That is, the transistor 454 performs switching of whether or not the voltage GVDD is supplied to the voltage generation unit 451 and the comparator 453 and is an example of “a first switching circuit”.
In a case where the control signal STOP having an H level is supplied to the gate terminal of the transistor 465, the transistor 465 electrically connects the terminal 467 and the terminal 468 to each other. Thus, as indicated by a broken line in
In a case where the control signal STOP having an L level is supplied to the gate terminal of the transistor 465, the terminal 467 is not electrically connected to the terminal 468. That is, the transistor 465 performs switching of whether or not to electrically connect the terminal 467 and the terminal 468 to each other and is an example of “a second switching circuit”.
As described above, the criterion voltage circuit 450 in the embodiment includes the voltage generation unit 451 that generates the criterion voltage signal VBS, the clamp circuit 459 that controls the fluctuation of the criterion voltage signal VBS, and the voltage detection unit 455 that protects the piezoelectric element 60 and the ejection module 21 in a case where a problem occurs in the criterion voltage signal VBS. In other words, the voltage generation unit 451 that generates the criterion voltage signal VBS has a configuration of generating the criterion voltage signal VBS at the terminal 467. The clamp circuit 459 has a configuration for causing the criterion voltage signal VBS generated by the voltage generation unit 451 to be stable. The voltage detection unit 455 has a configuration for releasing charges accumulated in the terminal 467 in a case where a problem occurs in the voltage value of the criterion voltage signal VBS. Therefore, the transistor 460 in the clamp circuit 459 is a transistor operating with power saving. The voltage detection unit 455 is a transistor having large rated capacity capable of rapidly releasing a lot of charges. In other words, the rated capacity of the transistor 465 is larger than that of the transistor 460. Thus, it is possible to improve the accuracy of the criterion voltage signal VBS. In addition, it is possible to reduce a probability of a not-intended voltage being supplied to the piezoelectric element 60 even in a case where the terminal 467 has an abnormal voltage.
Here, the phrase that the rated capacity of the transistor 465 is larger than the rated capacity of the transistor 460 means a case where, regarding a voltage value allowed to be supplied between a drain and a source, the transistor 465 is higher than the transistor 460; a case where, regarding a current allowed to be supplied to the drain, the transistor 465 is larger than the transistor 460; or a case where, regarding a safe operation region, the transistor 465 is wider than the transistor 460. For example, as the transistor 465, a transistor having a W/L ratio larger than that of the transistor 460 is provided.
Here, in the voltage detection unit 455, the voltage of the criterion voltage signal VBS in a case where the voltage which is supplied to the input end (+) of the comparator 456 and has been obtained by division with the resistor 457 and the resistor 458 is equal to the third reference voltage Vref3 supplied to the input end (−) of the comparator 456 is an example of “a first threshold”. Specifically, the voltage obtained by increasing the voltage of the criterion voltage signal VBS to be higher than the predetermined value by about 3 V is an example of “the first threshold”.
In the clamp circuit 459, the voltage of the criterion voltage signal VBS in a case where the voltage which is supplied to the input end (+) of the comparator 461 and has been obtained by division with the resistor 464 and the combined resistor of the resistor 462 and the resistor 463 is equal to the second reference voltage Vref2 supplied to the input end (−) of the comparator 461 is an example of “a second threshold”. Specifically, the voltage obtained by increasing the voltage of the criterion voltage signal VBS to be higher than the predetermined value by about 1 V is an example of “the second threshold”.
As described above, in a case where the voltage of the criterion voltage signal VBS rises, and the control signal STOP having an H level is output by the voltage detection unit 455, charges in the terminal 467 from which the criterion voltage signal VBS is output are released. That is, charges in the electrode 612 of the piezoelectric element 60 are released.
In a case where the drive signal VOUT is supplied to the electrode 611, or the voltage is held in the electrode 611, if charges in the electrode 612 of the piezoelectric element 60 are released, the potential difference between the electrode 611 and the electrode 612 may increase, and the piezoelectric element 60 may perform not-intended displacement. In the liquid ejecting apparatus 1 in the embodiment, in order to reduce an occurrence of such not-intended displacement of the piezoelectric element 60, two discharge units that release charges in the electrode 611 based on the control signal STOP are provided.
As illustrated in
The first discharge unit releases charges via a first discharge path A illustrated in
Here, details of the parasitic diodes 241, 242, 243, and 244 formed in the transfer gate 234 will be described with reference to
As illustrated in
The N-type diffusion layers 253 and 254 are formed on a P-type substrate 251 to be spaced from each other. The polysilicon 252 is formed between the N-type diffusion layer 253 and the N-type diffusion layer 254 with an insulating layer (not illustrated) interposed therebetween.
An electrode 255 is formed on the polysilicon 252. An electrode 256 is formed on the N-type diffusion layer 253. An electrode 257 is formed on the N-type diffusion layer 254.
The electrode 255 functions as a gate terminal. Any one of the electrodes 256 and 257 functions as a drain terminal, and the other functions as a source terminal. In the embodiment, descriptions will be made on the assumption that the electrode 256 is set as the drain terminal, and the electrode 257 is set as the source terminal.
In the transistor 235 constituted in the above-described manner, a PN junction is formed on a contact surface between the P-type substrate 251 and the N-type diffusion layer 253 and a contact surface between the P-type substrate 251 and the N-type diffusion layer 254. Thus, the parasitic diode 243 and the parasitic diode 244 are formed in the transistor 235. In the parasitic diode 243, the P-type substrate 251 functions as an anode, and the N-type diffusion layer 253 functions as a cathode. In the parasitic diode 244, the P-type substrate 251 functions as an anode, and the N-type diffusion layer 254 functions as a cathode.
An electrode 258 is formed on the P-type substrate 251. Since the transistor 235 is formed in the P-type substrate 251, the electrode 258 functions as a back gate terminal of the transistor 235. The ground potential is supplied to the electrode 258.
The transistor 236 includes an N-well 261, a polysilicon 262, P-type diffusion layers 263 and 264, and a plurality of electrodes.
The P-type diffusion layers 263 and 264 are formed on the N-well 261 formed in the P-type substrate 251 to be spaced from each other. The polysilicon 262 is formed between the P-type diffusion layer 263 and the P-type diffusion layer 264 with an insulating layer (not illustrated) interposed therebetween.
An electrode 265 is formed on the polysilicon 262. An electrode 266 is formed on the P-type diffusion layer 263. An electrode 267 is formed on the P-type diffusion layer 264.
The electrode 265 functions as a gate terminal. Any one of the electrodes 266 and 267 functions as a drain terminal, and the other functions as a source terminal. In the embodiment, descriptions will be made on the assumption that the electrode 266 is set as the drain terminal, and the electrode 267 is set as the source terminal.
In the transistor 236 constituted in the above-described manner, a PN junction is formed on a contact surface between the N-well 261 and the P-type diffusion layer 263 and a contact surface between the N-well 261 and the P-type diffusion layer 264. Thus, the parasitic diode 242 and the parasitic diode 241 are formed in the transistor 236. In the parasitic diode 242, the P-type diffusion layer 263 functions as an anode, and the N-well 261 functions as a cathode. In the parasitic diode 241, the P-type diffusion layer 264 functions as an anode, and the N-well 261 functions as a cathode.
An electrode 268 is formed on the N-well 261. Since the transistor 236 is formed in the N-well 261, the electrode 268 functions as a back gate terminal of the transistor 236. The voltage VHV-TG is supplied to the electrode 268.
Returning to
In the first discharge unit, firstly, the discharge control signal DIS1 having an H level is supplied to the power-supply control signal generation circuit 430.
The discharge control signal DIS1 supplied to the power-supply control signal generation circuit 430 is supplied to the transistor 432 via the inverter 431. Thus, the transistor 432 is controlled to be in the OFF state.
As described above, in a case where the transistor 432 is controlled to be in the OFF state, the transistor 473 of the power supply switching circuit 70 is controlled to be in the ON state. If the transistor 473 is controlled to be in the ONF state, the voltage VHV-TG has a ground potential supplied via the resistor 475. Thus, the electrode 268 of the transistor 236 constituting the transfer gate 234 has a ground potential. Accordingly, the potential at a node a at which the terminal COM-Out and the terminal TG-In are connected to each other becomes the ground potential via the parasitic diode 241. Similarly, the potential at a node b at which the terminal TG-Out and the electrode 611 are connected to each other becomes the ground potential via the parasitic diode 242. The node b is an example of “a first node”. The node a is an example of “a second node”.
In other words, charges accumulated in the node a are released via the parasitic diode 241, the resistor 475, and the transistor 473. Similarly, charges accumulated in the node b are released via the parasitic diode 242, the resistor 475, and the transistor 473.
As described above, in the first discharge unit, the power supply switching circuit 70 sets the potential of the voltage VHV-TG to be the ground potential based on the discharge control signal DIS1. Thus, the charges accumulated in the node a and the node b are released via the parasitic diodes 241 and 242.
The charges in the node a and the node b, which are released by the first discharge unit correspond to charges at the terminals TG-In and TG-Out of the transfer gate 234. Thus, the charges can be released by the first discharge unit regardless of that the transfer gate 234 is controlled to be in the ON state or the OFF state.
The configuration of the power supply switching circuit 70 is not limited to the above-described configuration. Any configuration may be provided as the configuration of the power supply switching circuit so long as the potential of the electrode 268 in the transistor 236 can be switched to be the ground potential.
Next, the second discharge unit will be described. In the second discharge unit, charges accumulated in the node a are released via a second discharge path B including the LC discharge circuit 530.
In a case where charges are released by the second discharge unit, firstly, the discharge control signal DIS2 having an H level is supplied to the transistor 532 of the LC discharge circuit 530. Thus, the transistor 532 is controlled to be in the ON state. Accordingly, the potential at the node a becomes the ground potential via the resistors 571 and 531 and the transistor 532. In other words, the charges accumulated in the node a are released via the resistors 571 and 531 and the transistor 532.
In a case where an operation of the drive signal generation circuit 50 stops, the voltage VHV may be supplied to the node a via the resistors 572 and 571. In the second discharge unit, the charges in the node a are capable of being released. Thus, it is possible to reduce an occurrence of a situation in which charges are accumulated in the node a by the voltage VHV.
As described above, in the second discharge unit, the charges in the node a are can be released. Thus, it is possible to lower the potential of the node a. Thus, a leakage current occurring from the terminal TG-In of the transfer gate 234 into the terminal TG-Out is reduced. That is, it is possible to reduce an increase of the voltage at the node b, which is caused by the leakage current. Accordingly, it is possible to further reduce a probability of not-intended charges being accumulated in the electrode 611.
The LC discharge circuit 530 may have a configuration in which charges in the node a can be released. For example, the LC discharge circuit 530 may be provided at a connection point which is commonly connected to the source terminal of the transistor 551 and the drain terminal of the transistor 552.
As described above, since the charges for the voltage of the electrode 611 are released by the first discharge unit and the second discharge unit in a case where the voltage of the criterion voltage signal VBS rises, it is possible to release charges in both the electrode 611 and the electrode 612 of the piezoelectric element 60 and to reduce an occurrence of a situation in which the piezoelectric element 60 performs not-intended displacement.
In the above-described liquid ejecting apparatus 1 according to the embodiment, in a case where the voltage of the criterion voltage signal VBS supplied to the electrode 612 of the piezoelectric element 60 rises and then is higher than the predetermined threshold, generation of the criterion voltage signal VBS stops, and the terminal from which the criterion voltage signal VBS is connected to the ground terminal. Thus, it is possible to reduce the occurrence of a situation in which the piezoelectric element 60 and the vibration plate 621 perform not-intended displacement by the voltage of the criterion voltage signal VBS rising.
In the liquid ejecting apparatus 1 according to the embodiment, the voltage detection unit 455 in the criterion voltage circuit 450 that generates the criterion voltage signal VBS detects whether or not the voltage of the criterion voltage signal VBS rises and then is higher than the predetermined threshold. Therefore, it is possible to reduce a delay until generation of the criterion voltage signal VBS is stopped, in a case where the voltage of the criterion voltage signal VBS has risen. Thus, it is possible to further reduce the occurrence of a situation in which the piezoelectric element 60 and the vibration plate 621 perform not-intended displacement by the voltage of the criterion voltage signal VBS rising.
In the liquid ejecting apparatus 1 according to the embodiment, in a case where the voltage of the criterion voltage signal VBS rises and then is higher than the predetermined threshold, the voltage detection unit 455 outputs the control signal STOP having an H level. The generation of the criterion voltage signal VBS in the voltage generation unit 451 is stopped based on the control signal STOP having an H level, and the charges in the electrode 611 are released. Thus, the voltage between the electrodes 611 and 612 is slowly lowered toward the ground potential. Accordingly, the potential difference between the electrodes 611 and 612 is reduced, and the occurrence of a situation in which the piezoelectric element 60 performs not-intended displacement is reduced.
In the liquid ejecting apparatus 1 according to the embodiment, the criterion voltage circuit 450 includes the clamp circuit 459 that reduce voltage fluctuation of the criterion voltage signal VBS. Thus, the clamp circuit 459 can reduce the voltage fluctuation of the criterion voltage signal VBS, and thus an occurrence of a situation in which the voltage is supplied to the electrode 612 of the piezoelectric element 60 without an intention is reduced. Accordingly, it is possible to further reduce the occurrence of a situation in which the piezoelectric element 60 and the vibration plate 621 perform not-intended displacement by the voltage of the criterion voltage signal VBS fluctuating.
As described above, in the liquid ejecting apparatus 1 in the embodiment, it is possible to reduce the concern that the piezoelectric element 60 and the vibration plate 621 perform not-intended displacement. Thus, it is possible to reduce a concern that cracks occur in the vibration plate 621 by stress concentrating.
In the above embodiment, the descriptions in which, in a case where the voltage detection unit 455 outputs the control signal STOP having an H level, the operation of the voltage generation unit 451 is stopped, the transistor 465 electrically connects the terminal 467 and the terminal 468, and the charges in the electrode 611 are released are made. However, at least any one of a control of electrically connecting the terminal 467 and the terminal 468 by the transistor 465 and a control of releasing the charges in the electrode 611 may be performed. Even in this case, it is possible to obtain the similar effects.
In the above embodiment, a serial scan type (serial print type) ink jet printer in which the head unit 20 moves, and printing is performed on a medium P is exemplified as the liquid ejecting apparatus. However, the invention can be applied to a line head type ink jet printer that performs printing on a print medium without moving a head.
The invention includes substantially the same configuration as the configuration described in the embodiment (for example, a configuration having the same function, method, and result, or a configuration having the same object and effect). The invention includes a configuration in which non-essential parts of the configuration described in the embodiment are replaced. The invention includes a configuration that can achieve a configuration for obtaining the same advantageous effect or the same object as the configuration described in the embodiment. The invention includes a configuration in which a well-known technique is added to the configuration described in the embodiment.
Number | Date | Country | Kind |
---|---|---|---|
2018-052192 | Mar 2018 | JP | national |
2018-140428 | Jul 2018 | JP | national |
Number | Name | Date | Kind |
---|---|---|---|
20110121096 | Nihei | May 2011 | A1 |
20130229678 | Ishikawa et al. | Sep 2013 | A1 |
20140267499 | Kato | Sep 2014 | A1 |
20170057221 | Nozawa | Mar 2017 | A1 |
20190232656 | Matsumoto | Aug 2019 | A1 |
Number | Date | Country |
---|---|---|
2013-180480 | Sep 2013 | JP |
2017-043007 | Mar 2017 | JP |
Number | Date | Country | |
---|---|---|---|
20190291417 A1 | Sep 2019 | US |