The present application claims priority to provisional U.S. Application Ser. No. 60/782,378, entitled “ESTIMATION FOR SIGNAL CONSTELLATION AND NOISE VARIANCE FOR 16QAM,” filed Mar. 14, 2006, assigned to the assignee hereof and incorporated herein by reference.
I. Field
The present disclosure relates generally to communication, and more specifically to techniques for computing log-likelihood ratio (LLRs) for code bits.
II. Background
In a communication system, a transmitter typically encodes traffic data based on a coding scheme to obtain code bits and further maps the code bits to modulation symbols based on a modulation scheme. The transmitter then processes the modulation symbols to generate a modulated signal and transmits this signal via a communication channel. The communication channel distorts the transmitted signal with a channel response and further degrades the signal with noise and interference.
A receiver receives the transmitted signal and processes the received signal to obtain received symbols, which may be distorted and noisy versions of the modulation symbols sent by the transmitter. The receiver may then compute LLRs for the code bits based on the received symbols. The LLRs are indicative of the confidence in zero (‘0’) or one (‘1’) being sent for each code bit. For a given code bit, a positive LLR value may indicate more confidence in ‘0’ being sent for the code bit, a negative LLR value may indicate more confidence in ‘1’ being sent for the code bit, and an LLR value of zero may indicate equal likelihood of ‘0’ or ‘1’ being sent for the code bit. The receiver may then decode the LLRs to obtain decoded data, which is an estimate of the traffic data sent by the transmitter.
The computation for the LLRs may be complex. However, accurate LLRs may result in good decoding performance. There is therefore a need in the art for techniques to efficiently and accurately compute LLRs for code bits.
Techniques for efficiently and accurately computing LLRs for code bits are described herein. A set of code bits may be mapped to a modulation symbol in a signal constellation for quadrature phase shift keying (QPSK), quadrature amplitude modulation (QAM), etc. Different code bits in the set may be associated with different LLR functions. The LLRs for the code bits may be derived based on piecewise linear approximation of the LLR functions.
In one design, a receiver obtains received symbols for a transmission sent via a communication channel. The transmission may comprise modulation symbols from a QPSK or QAM signal constellation. The receiver derives LLRs for code bits based on the received symbols and piecewise linear approximation of at least one LLR function. The received symbols may be complex values having real and imaginary components. The receiver may derive LLRs independently for the real and imaginary components of each received symbol, if permitted by the signal constellation for the modulation symbols.
The at least one LLR function may comprise a first LLR function for first code bits, e.g., sign bits that determine the sign of the real and imaginary components of the modulation symbols. The piecewise linear approximation of the first LLR function may comprise three linear functions for three ranges of input values. The receiver may select one of the three linear functions for each first code bit based on a corresponding received symbol component value. The receiver may then derive an LLR for each first code bit based on the linear function selected for that first code bit.
The at least one LLR function may comprise a second LLR function for second code bits, e.g., magnitude bits that determine the magnitude of the real and imaginary components of the modulation symbols. The piecewise linear approximation of the second LLR function may comprise two linear functions for two ranges of input values. The receiver may select one of the two linear functions for each second code bit based on a corresponding received symbol component value. The receiver may then derive an LLR for each second code bit based on the linear function selected for that second code bit.
The receiver may decode the LLRs for the code bits to obtain decoded data for the transmission sent via the communication channel. The receiver may perform Turbo decoding on the LLRs if Turbo encoding was used for the transmission and may perform Viterbi decoding on the LLRs if convolutional encoding was used for the transmission.
Various aspects and features of the disclosure are described in further detail below.
At receiver 150, an antenna 152 receives the modulated signal from transmitter 100 and provides a received signal. A demodulator (DEMOD) 154 processes (e.g., filters, amplifies, frequency downconverts, and digitizes) the received signal to obtain samples. Demodulator 154 may further process the samples (e.g., for CDM, FDM, OFDM, SC-FDM, etc.) to obtain received symbols. A signal and noise estimator 162 may estimate signal and noise characteristics and/or the wireless channel response based on the received symbols. An LLR computation unit 160 computes LLRs for code bits based on the received symbols and the signal, noise and/or channel estimates. A decoder 170 decodes the LLRs in a manner complementary to the encoding performed by transmitter 100 and provides decoded data. In general, the processing by demodulator 154, LLR computation unit 160, and decoder 170 at receiver 150 is complementary to the processing by modulator 132, symbol mapper 130, and encoder 120 at transmitter 100.
Controllers/processors 140 and 180 direct the operation of various processing units at transmitter 100 and receiver 150, respectively. Memories 142 and 182 store data and program codes for transmitter 100 and receiver 150, respectively.
In general, encoder 120 may implement any coding scheme, which may include a Turbo code, a convolutional code, a low density parity check (LDPC) code, a cyclic redundancy check (CRC) code, a block code, etc., or a combination thereof. Encoder 120 may generate and append a CRC value to a data block, which may be used by receiver 150 to determine whether the data block was decoded correctly or in error. Turbo code, convolutional code, and LDPC code are different forward error correction (FEC) codes that allow receiver 150 to correct errors caused by impairments in the wireless channel.
Within symbol mapper 130, a demultiplexer (Demux) 230 receives the code bits from encoder 120 and demultiplexes the code bits into an inphase (I) stream {i} and a quadrature (Q) stream {q}. Demultiplexer 230 may provide the first code bit to the I stream, then the next code bit to the Q stream, then the next code bit to the I stream, etc. A QAM/QPSK look-up table 232 receives the I and Q streams, forms sets of B bits, and maps each set of B bits to a modulation symbol based on a selected modulation scheme, where B=2 for QPSK, B=4 for 16-QAM, etc. Symbol mapper 130 provides modulation symbols {x} for the data block.
For 16-QAM, the code bits in the I and Q streams from demultiplexer 230 may be grouped into sets of four bits, with each set being denoted as {i1 q1 i2 q2}, where bits i1 and i2 are from the I stream and bits q1 and q2 are from the Q stream. The 16 modulation symbols in the signal constellation are associated with 16 possible 4-bit values for {i1 q1 i2 q2}.
At receiver 150, the received symbols from demodulator 154 may be expressed as:
y=x+n, Eq (1)
where
Received symbol y has (i) a real component yi corresponding to the real component xi of modulation symbol x and (ii) an imaginary component yq corresponding to the imaginary component xq of modulation symbol x. Equation (1) assumes that receiver 150 performs appropriate scaling to account for amplification of modulation symbol x, channel attenuation, and receiver processing. The modulation symbols sent by transmitter 100 may be assumed to be taken from the 16-QAM signal constellation with equal likelihood. For the 16-QAM signal constellation shown in
For simplicity, the noise n may be assumed to be complex additive white Gaussian noise (AWGN) with independent and identically distributed (i.i.d.) real and imaginary components. Each noise component may be a Gaussian random variable with zero mean and variance of σ2. The variance of the complex noise n may thus be N0=2σ2. The signal-to-noise ratio (SNR) per component at receiver 150 is 5α2/σ2.
The real component xi and the imaginary component xq may be determined independently based on bits (i1 i2) and bits (q1 q2), respectively, as described above. The real and imaginary components of the noise n may be i.i.d. Hence, 16-QAM modulation symbol x may be considered as being composed of two independent 4-PAM modulation symbols xi and xq that may be demodulated separately. For clarity, the processing for only the real component xi determined by bits i1 and i2 is described below.
The LLRs for bits i1 and i2 may be derived as follows. From Bayes formula, the following expression may be obtained:
where
Probability P(i1=0|yi) may be conditioned on bit i2 as follows:
An a posteriori probability P(i1=1|yi) may be defined in similar manner as the a posteriori probability P(i1=0|yi) in equations (2) and (3).
A likelihood ratio (LR) for bit i1, LR(i1), may be defined as follows:
LR(i1) is the ratio of the a posteriori probability that ‘0’ was sent as bit ii to the a posteriori probability that ‘1’ was sent as bit i1. Equation (4) assumes that all 16 points in the 16-QAM signal constellation are equally likely to be transmitted.
Using equation (4) and assuming that the noise distribution is AWGN, the likelihood ratio for bit i1 may be expressed as:
The four exponential terms in equation (5) correspond to four Gaussian distributions at −3α, −α, α and 3α on the real axis for four possible 2-bit values for bits i1 and i2.
An LLR for bit i1, LLR(i1), may be obtained from equation (5), as follows:
LLR(i1) is an increasing function of yi and is equal to zero for yi=0.
LLR(i1) may be a positive value, zero, or a negative value. An LLR(i1) value of zero indicates equal confidence in ‘0’ or ‘1’ being sent for bit i1. A positive LLR(i1) value indicates greater confidence in ‘0’ being sent for bit i1. A negative LLR(i1) value indicates greater confidence in ‘1’ being sent for bit i1. The sign of LLR(i1) thus represents whether there is more confidence in ‘0’ or ‘1’ being sent for bit i1. The magnitude of LLR(i1) represents the degree of confidence, with a larger magnitude corresponding to greater confidence.
In general, an LLR function may have one or more decision thresholds. A decision threshold is an input value that results in a LLR value of 0. The LLR function in equation (6) has a single decision threshold of 0, which means that LLR(i1)=0 when yi=0.
An LR for bit i2, LR(i2), may be defined as follows:
An LLR for bit i2, LLR(i2), may be obtained from equation (7) as follows:
The LLR function in equation (8) has two decision thresholds that are close to 2α and −2α when the ratio α2/σ2 is reasonably high. Thus, LLR(i2)=0 when yi is close to 2α or −2α for high α2/σ2.
An LLR for bit q1, LLR(q1), may be derived based on yq in an analogous manner as LLR(i1) using equation (6). Similarly, an LLR for bit q2, LLR(q2), may be derived based on yq in an analogous manner as LLR(i2) using equation (8).
Equations (6) and (8) represent LLR functions for bits i1 and i2, respectively, for the 16-QAM signal constellation shown in
In an aspect, the LLRs for code bits may be derived based on piecewise linear approximation of LLR functions. This may greatly reduce computation while still provide relatively accurate LLRs, so that degradation in decoding performance is negligible. The piecewise linear approximation may be obtained in several manners.
In equation (5), the four distributions have means that are spaced apart by 2α and variances of σ2. When ratio α2/σ2 is reasonably high, i.e., for high received SNR, the bulk of each distribution is relatively narrow with respect to the spacing between the distribution means. In this case, for the numerator of equation (5), the term
dominates when yi is close to α, and the term
dominates when yi is close to 3α.
In a first design, which is referred to as Type 1, piecewise linear approximation of an LLR function is obtained by considering the maximum distribution in each of the numerator and denominator of the LLR function. For equation (5), the maximum of the two distributions in the numerator may be considered instead of their sum. Similarly, the maximum of the two distributions in the denominator may be considered instead of their sum. The LLR for bit i1 may then be approximated as follows:
Piecewise linear approximation of the LLR function for bit i1 may then be expressed as:
As shown in equation (10), the LLR function for bit i1 may be approximated with three straight lines. The first straight line is defined by a linear function (4α yi+4α2)/σ2 and covers yi values less than −2α. The second straight line is defined by a linear function 2α yi/σ2 and covers yi values from −2α to 2α. The third straight line is defined by a linear function (4α yi−4α2)σ2 and covers yi values of 2α and larger.
The LLR for bit i2 may be approximated as follows:
Piecewise linear approximation of the LLR function for bit i2 may then be expressed as:
As shown in equation (12), the LLR function for bit i2 may be approximated with two straight lines. The first straight line is defined by a linear function (2α yi+4α2)σ2 and covers yi values less than zero. The second straight line is defined by a linear function (−2α yi+4α2)/σ2 and covers yi values of zero and greater.
In a second design, which is referred to as Type 2, linear approximation of an LLR function may be defined around each decision threshold for the LLR function. The LLR function may have one or more decision thresholds. A linear function may be defined for each decision threshold and used to determine the LLR over a range of input values covering that decision threshold.
The LLR function for bit i1 in equation (6) has a single decision threshold for yi=0. The slope of this LLR function at the decision threshold may be determined by differentiating the LLR function with respect to yi at yi=0, as follows:
where S1 is the slope of the LLR function for bit i1 at yi=0.
For high α2/σ2, the slope in equation (13) may be approximated as 2α/σ2. Linear approximation of the LLR function for bit i1 may then be expressed as:
As shown in equation (14), the LLR function for bit i1 may be approximated with a single straight line having a slope of 2α/σ2 and a value of zero at the decision threshold of yi=0.
The LLR function for bit i2 in equation (8) has two decision thresholds for yi close to −2α and 2α. The slope of this LLR function at 2α may be expressed as:
where S2 is the slope of the LLR function for bit i2 at yi=2α.
For high α2/σ2, the slope in equation (15) may be approximated as −2α/σ2 for the decision threshold of 2α. Linear approximation of the LLR function for bit i2 may then be expressed as:
As shown in equation (16), the LLR function for bit i2 may be approximated with (i) a first straight line having a slope of −2α/σ2 and a value of zero at the decision threshold of yi=2α and (ii) a second straight line having a slope of 2α/σ2 and a value of zero at the decision threshold of yi=−2α.
As shown in equations (10) and (14), Type 1 approximation of the LLR function for bit i1 matches Type 2 approximation of the LLR function for bit i1 for yi values in the range of −2α to 2α. For yi values smaller than −2α or larger than 2α, the absolute value of the LLR for bit i1 is smaller for Type 2 than Type 1. Hence, for a sufficiently large absolute yi value (e.g., more than 2α), the LLR from Type 2 may reflect less confidence in a decision for bit i1 than the LLR from Type 1. Type 1 approximation of the LLR for bit i2 in equation (12) matches Type 2 approximation of the LLR for bit i2 in equation (16) for all yi values.
The LLR function for bit i1 has a single decision threshold at 0. The LLR function for bit i2 has two decision thresholds near −2α and 2α. A decision threshold represents a point at which there is maximum uncertainty on the likelihood of a given bit having been sent as ‘0’ or ‘1’. Thus, it is desirable to have good approximation of LLRs around each decision threshold.
The LLR value for bit i2 at a decision threshold may be expressed as:
where θ is the decision threshold for the LLR function for bit i2. LLR(i2)=0 when yi=θ.
From equation (17), the decision threshold may be expressed as:
The slope of the LLR function for bit i2 in equation (8) may be expressed as:
where S2′ is the slope of the LLR function for bit i2 at the decision threshold θ. The slope S2′ and/or the decision threshold θ may each be determined using hardware, software, look-up table, etc.
Linear approximation of the LLR for bit i2 may then be expressed as:
LLR(i2)=S2′·(|yi|−θ). Eq (20)
For high SNR, S2′≈−2α/σ2 and θ≈2α.
Equations (18) to (20) may be used to derive a more accurate LLR for bit i2 across a wide range of SNRs. Equation (18) provides the decision threshold θ as a function of α2/σ2. Equation (19) provides the slope S2′ as a function of α2/σ2. The decision threshold θ and the slope S2′ may be determined for a given received SNR and used in equation (20) to derive the LLR for bit i2.
The slope of the LLR function for bit i1, S1, may also be expressed as a function of α2/σ2, as shown in equation (13). The slope S1 may be determined for a given received SNR and used in equation (10) or (14) to derive the LLR for bit i1.
Equation (10) may be expressed in terms of u and ν as follows:
Equation (12) may be expressed in terms of u and ν as follows:
LLR(i2)=ν−|u|. Eq (23)
Signal and noise estimator 162 may estimate signal and noise characteristics based on the received symbols as described below and provide the signal amplitude α and the noise variance σ2. Computation unit 612 may compute a scale factor 2α/σ2 and a scaled threshold ν=4α2/σ2 based on α and σ2 from signal and noise estimator 162 and may provide the scale factor and the scaled threshold to both LLR computation units 620a and 620b. Within unit 620a, a scaling unit 622 scales the real component yi with the scale factor 2α/σ2 and provides a scaled component u=2α yi/σ2. A unit 624 computes the quantity 2u+ν for the top part of equation (22). A unit 626 receives and provides u for the middle part of equation (22). A unit 628 computes the quantity 2u−ν for the bottom part of equation (22). Units 624, 626 and 628 implement three linear functions for the piecewise linear approximation of the LLR function shown in equation (6). A multiplexer 630 receives three values from units 624, 626 and 628 at three inputs and provides one of the three values as the LLR for bit i1. A Mux selector 632 receives u and ν and generates a control for multiplexer 630. This control selects 2u+ν from unit 624 if u<−ν, selects u from unit 626 if −ν≦u<ν, and selects 2u−ν from unit 628 if u≧ν. A unit 634 computes ν−|u| for equation (23) and provides this quantity as the LLR for bit i2. Unit 634 may also compute the LLR for bit i2 based on equations (18) to (20).
LLR computation unit 620b may compute the LLRs for bits q1, and q2 based on the imaginary component yq. The computation of the LLRs for bits q1 and q2 may be analogous to the computation of the LLRs for bits i1 and i2 by unit 620a.
Signal and noise estimator 162 may estimate the mean of the absolute value of the received symbol components, as follows:
where yi(k) and yq(k) are the real and imaginary components of the k-th received symbol, m is the mean of the absolute value of the received symbol components, and K is the number of received symbols used to estimate the mean.
Signal and noise estimator 162 may also estimate the average energy of the received symbol components, as follows:
where E is the average energy of the received symbol components.
Signal and noise estimator 162 may map m and E to α and σ2 based on one or more mappings, which may be determined based on analytical calculation, computer simulation, empirical measurement, etc. In one design, ratio m2/E is mapped to ratio α/m based on a first analytical function, and ratio m2/E is mapped to ratio σ2/m2 based on a second analytical function. The mappings may be performed with hardware, software, look-up tables, etc. α and σ2 may then be determined from α/m and σ2/m2, respectively, since m is known.
MAP decoder 820a receives the data bit LLRs, LLR{d}, and the first parity bit LLRs, LLR{z}, from demultiplexer 810 and deinterleaved data bit LLRs from a code deinterleaver 824. MAP decoder 820a derives new LLRs for the data and first parity bits based on the first constituent code used by encoder 220a. A code interleaver 822 interleaves the data bit LLRs from decoder 820a in accordance with the code interleaving scheme used at encoder 120 and provides interleaved data bit LLRs. MAP decoder 820b receives the data bit LLRs, LLR{z}, and the second parity bit LLRs, LLR{z′}, from demultiplexer 810 and the interleaved data bit LLRs from code interleaver 822. MAP decoder 820b then derives new LLRs for the data and second parity bits based on the second constituent code used by encoder 220b. Code deinterleaver 824 deinterleaves the data bit LLRs from decoder 820b and provides the deinterleaved data bit LLRs. MAP decoders 820a and 820b may implement a BCJR MAP algorithm or a lower complexity derivative, a soft-output Viterbi (SOV) algorithm, or some other decoding algorithm known in the art.
MAP decoders 820a and 820b may perform multiple decoding iterations. After all decoding iterations are completed, a detector 830 may combine the data bit LLRs from MAP decoder 820a and code deinterleaver 824 to obtain final data bit LLRs. Detector 830 may then slice the final data bit LLRs to obtain hard decisions for the data bits and provide decoded data.
The LLRs derived as described herein may also be used for other types of decoders such as Viterbi decoders commonly used with convolutional encoders.
LLRs for code bits may be derived based on the received symbols and piecewise linear approximation of at least one LLR function (block 914). The received symbols may be complex values having real and imaginary components. The LLRs may be computed independently for the real and imaginary components of the received symbols, if permitted by the signal constellation for the modulation symbols, as described above.
The at least one LLR function may comprise a first LLR function for first code bits, e.g., sign bits that determine the sign of the real and imaginary components of the modulation symbols. The piecewise linear approximation of the first LLR function may comprise three linear functions for three ranges of input values, e.g., yi or yq values. These three linear functions may have odd symmetry about an input value of zero, e.g., yi=0 as shown in
The at least one LLR function may comprise a second LLR function for second code bits, e.g., magnitude bits that determine the magnitude of the real and imaginary components of the modulation symbols. The piecewise linear approximation of the second LLR function may comprise two linear functions for two ranges of input values. These two linear functions may have even symmetry about an input value of zero, e.g., yi=0 as shown in
Parameters for the piecewise linear approximation of the at least one LLR function may be derived based on the received symbols. The parameters may comprise the signal amplitude α and the noise variance σ2, which may be estimated as described above. The parameters may also comprise a scale factor 2α/σ2 for the received symbols and a scaled threshold ν=4α2/σ2. The parameters may also include other variables and/or quantities.
In general, the piecewise linear approximation of each LLR function may comprise one or more linear functions, e.g., at least two linear functions. The linear function(s) for each LLR function may be determined based on the mathematical expression for that LLR function.
The LLRs for the code bits may be decoded to obtain decoded data for the transmission sent via the communication channel (block 916). The decoding may be dependent on the encoding performed for the transmission. For example, Turbo decoding may be performed on the LLRs if Turbo encoding was used for the transmission, and Viterbi decoding may be performed on the LLRs if convolutional encoding was used for the transmission.
For clarity, the LLR computation techniques have been described for the 16-QAM signal constellation shown in
The techniques described herein may be used for various wireless communication systems and networks such as Code Division Multiple Access (CDMA) systems, Time Division Multiple Access (TDMA) systems, Frequency Division Multiple Access (FDMA) systems, Orthogonal FDMA (OFDMA) systems, Single-Carrier FDMA (SC-FDMA) systems, wireless local area networks (WLANs), etc. The terms “systems” and “networks” are often used interchangeably. A CDMA system may implement a radio technology such as Universal Terrestrial Radio Access (UTRA), Evolved UTRA (E-UTRA), cdma2000, etc. UTRA includes W-CDMA and Time Division-Synchronous CDMA (TD-SCDMA). cdma2000 covers IS-2000, IS-95 and IS-856 standards. A TDMA system may implement a radio technology such as Global System for Mobile Communications (GSM). An OFDMA system may implement a radio technology such as Long Term Evolution (LTE) (which is part of E-UTRA), IEEE 802.20, Flash-OFDM®, etc. A WLAN may implement a radio technology such as IEEE 802.11, Hiperlan, etc. These various radio technologies and standards are known in the art. The techniques may also be used for downlink and uplink transmissions and may be implemented at a base station and a terminal.
The techniques described herein may be implemented by various means. For example, these techniques may be implemented in hardware, firmware, software, or a combination thereof. For a hardware implementation, the processing units used to perform LLR computation may be implemented within one or more application specific integrated circuits (ASICs), digital signal processors (DSPs), digital signal processing devices (DSPDs), programmable logic devices (PLDs), field programmable gate arrays (FPGAs), processors, controllers, micro-controllers, microprocessors, electronic devices, other electronic units designed to perform the functions described herein, a computer, or a combination thereof.
For a firmware and/or software implementation, the techniques may be implemented with modules (e.g., procedures, functions, etc.) that perform the functions described herein. The firmware and/or software instructions may be stored in a memory (e.g., memory 182 in
An apparatus implementing the techniques described herein may be a stand-alone unit or may be part of a device. The device may be (i) a stand-alone integrated circuit (IC), (ii) a set of one or more ICs that may include memory ICs for storing data and/or instructions, (iii) an ASIC such as a mobile station modem (MSM), (iv) a module that may be embedded within other devices, (v) a cellular phone, wireless device, handset, or mobile unit, (vi) etc.
The previous description of the disclosure is provided to enable any person skilled in the art to make or use the disclosure. Various modifications to the disclosure will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other variations without departing from the spirit or scope of the disclosure. Thus, the disclosure is not intended to be limited to the examples described herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Number | Name | Date | Kind |
---|---|---|---|
4847797 | Picchi et al. | Jul 1989 | A |
5933462 | Viterbi et al. | Aug 1999 | A |
6078626 | Ramesh | Jun 2000 | A |
6317456 | Sayeed | Nov 2001 | B1 |
6594318 | Sindhushayana | Jul 2003 | B1 |
6625236 | Dent et al. | Sep 2003 | B1 |
6819630 | Blackmon et al. | Nov 2004 | B1 |
6834088 | Agami et al. | Dec 2004 | B2 |
7003709 | Wengerter et al. | Feb 2006 | B2 |
7076000 | Rodriguez | Jul 2006 | B2 |
7173974 | Sindhushayana | Feb 2007 | B2 |
7184486 | Wu et al. | Feb 2007 | B1 |
7453960 | Wu et al. | Nov 2008 | B1 |
7555067 | Jeong | Jun 2009 | B2 |
7583744 | Sindhushayana | Sep 2009 | B2 |
20040179583 | Jeong | Sep 2004 | A1 |
Number | Date | Country |
---|---|---|
2004032125 | Jan 2004 | JP |
2008519519 | Jun 2008 | JP |
WO0167617 | Sep 2001 | WO |
WO2006048597 | May 2006 | WO |
Entry |
---|
Jae Kyun Kwon; Suwon Park; Dan Keun Sung; “Log-likelihood ratio (LLR) conversion schemes in orthogonal code hopping multiplexing,” IEEE Communications Letters, vol. 7, No. 3, pp. 104-106, Mar. 2003. |
Hyun K et al: “Bit metric generation for Gray coded QAM signals Capacity approaching codes design and implementation” IEE Proceedings : Communications, Institution of Electrical Engineers, GB, vol. 152, No. 6, Dec. 9, 2005, pp. 1134-1138, XP006025741 ISSN: 1350-2425. |
International Search Report and Written Opinion—PCT/US2007/064014, International Search Authority—European Patent Office—Mar. 26, 2009. |
Le Goff S et al: “Turbo-codes and high spectral efficiency modulation” Communications, 1994. ICC “94, Supercomm/ICC ”94, Conference Record, “Serving Humanity Through Communications.” IEEE International Conference on New Orleans, LA, USA Nay 1-5, 1994, New York, NY, USA.IEEE, May 1, 1994, pp. 645-649, XP010126658 ISBN: 978-0-7803-1825-0. |
Noorbakhsh M et al: “Combined turbo equalisation and block turbo coded modulation” IEE Proceedings : Communications, Institution of Electrical Engineers, GB, vol. 150, No. 3, May 13, 2003, pp. 149-152, XP006020423 ISSN: 1350-2425 |
Seguin F et al: “Analogue 16-QAM demodulator” Electronics Letters, IEE Stevenage, GB, vol. 40, No. 18, Sep. 2, 2004, pp. 1138-1140, XP006022554 ISSN: 0013-5194. |
Filippo et al., “Simplified Soft-Output Demapper for Binary Interleaved COFDM with Application to HIPERLAN/2”, Internet <http://www.hpl.hp.com/techreports/2001/HPL-2001-246.pdf>, Oct. 10,2001. |
Taiwan Search Report—TW096108798—TIPO—May 10, 2011. |
Number | Date | Country | |
---|---|---|---|
20070260959 A1 | Nov 2007 | US |
Number | Date | Country | |
---|---|---|---|
60782378 | Mar 2006 | US |