The present disclosure relates to a circuit for voltage regulation, and more specifically to a low-dropout (LDO) regulator circuit with a dynamic transition between operation modes.
LDO regulators provide a regulated output voltage that is powered by a higher input voltage (e.g., supply voltage) for a variety of applications, such as powering sensitive analog devices, extending battery life, etc. LDO regulators typically operate in one of two operation modes. In a regulation/LDO mode, the regulated output voltage is a function of a reference voltage that is independent of a higher input voltage (e.g., supply voltage). In a bypass/switch mode, the LDO regulator operates as a switch and the regulated output voltage mirrors the input voltage. A LDO regulator enters the bypass/switch mode when, e.g., wanting to enter the sleep state to reduce power consumption, or when deciding that the bypass/switch mode is a preferred mode based on available headroom/quiescent current. However, transition between the regulation/LDO mode and the bypass/switch mode typically result in significant undershoot or overshoot in the regulated output voltage. This problem is even more challenging at high load currents (e.g., at high loads).
Embodiments relate to a low-dropout (LDO) regulator circuit that can smoothly transition between different operation modes without undershoot/overshoot in a regulated load voltage (output voltage). The LDO regulator circuit includes an operational amplifier with a first input connected to a reference voltage, a feedback circuit connected between a second input of the operational amplifier and an output of the LDO regulator circuit, and a pass transistor selectively coupled to the feedback circuit and an output of the operational amplifier via a plurality of switches controlled by a switch mode enable signal. The feedback circuit is configured to form a feedback loop in the LDO regulator circuit. The LDO regulator circuit transitions between a first operation mode and a second operation mode responsive to one or more changes of the switch mode enable signal. In the first operation mode, a load voltage at the output of the LDO regulator circuit has a first voltage value that depends on the reference voltage. In the second operation mode, the load voltage has a second voltage value independent from the reference voltage.
The figures depict, and the detail description describes, various non-limiting embodiments for purposes of illustration only.
Reference will now be made in detail to embodiments, examples of which are illustrated in the accompanying drawings. In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the various described embodiments. However, the described embodiments may be practiced without these specific details. In other instances, well-known methods, procedures, components, circuits, and networks have not been described in detail so as not to unnecessarily obscure aspects of the embodiments.
Embodiments of the present disclosure relate to a low-dropout (LDO) regulator circuit for regulating an output voltage (e.g., load voltage). The LDO regulator circuit presented herein can smoothly transition between a first operation mode (e.g., regulation/LDO mode) and a second operation mode (e.g., bypass/switch mode) without an overshoot/undershoot in the regulated output voltage. The LDO regulator circuit presented herein includes an operational amplifier connected to a reference voltage, a feedback circuit connected between the operational amplifier and an output of the LDO regulator circuit, a pass transistor selectively coupled to the feedback circuit, and multiple switches controlled by a switch mode enable signal. A drain electrode of the pass transistor is connected to an input voltage (e.g., supply voltage), and a source electrode of the pass transistor is connected to the output of the LDO regulator circuit. In the first operation mode (e.g., regulation/LDO mode), a gate electrode of the pass transistor is connected to the feedback circuit and the output voltage is a function of the reference voltage and a feedback factor of the feedback circuit. In the second operation mode (e.g., bypass/switch mode), the gate electrode of the pass transistor is disconnected from the feedback circuit and a fixed voltage is applied to the gate electrode of the pass transistor. This causes the output voltage to become substantially same as the input voltage. The LDO regulator circuit transitions between the first operation mode and the second operation mode in response to one or more changes in the switch mode enable signal applied to the switches. In one or more embodiments, the switch mode enable signal is generated by a dropout detector circuit coupled to the operational amplifier and the feedback circuit when the dropout detector circuit detects a dropout in the output voltage.
Embodiments of electronic devices, user interfaces for such devices, and associated processes for using such devices are described. In some embodiments, the device is a portable communications device, such as a mobile telephone, that also contains other functions, such as personal digital assistant (PDA) and/or music player functions. Exemplary embodiments of portable multifunction devices include, without limitation, the iPhone®, iPod Touch®, Apple Watch®, and iPad® devices from Apple Inc. of Cupertino, California. Other portable electronic devices, such as wearables, laptops or tablet computers, are optionally used. In some embodiments, the device is not a portable communication device, but is a desktop computer or other computing device that is not designed for portable use. In some embodiments, the disclosed electronic device may include a touch-sensitive surface (e.g., a touch screen display and/or a touchpad). An example electronic device described below in conjunction with Figure (
In some embodiments, device 100 includes touch screen 150, menu button 104, push button 106 for powering the device on/off and locking the device, volume adjustment buttons 108, Subscriber Identity Module (SIM) card slot 110, head set jack 112, and docking/charging external port 124. Push button 106 may be used to turn the power on/off on the device by depressing the button and holding the button in the depressed state for a predefined time interval; to lock the device by depressing the button and releasing the button before the predefined time interval has elapsed; and/or to unlock the device or initiate an unlock process. In an alternative embodiment, device 100 also accepts verbal input for activation or deactivation of some functions through microphone 113. Device 100 includes various components including, but not limited to, a memory (which may include one or more computer readable storage mediums), a memory controller, one or more central processing units (CPUs), a peripherals interface, an RF circuitry, an audio circuitry, speaker 111, microphone 113, input/output (I/O) subsystem, and other input or control devices. Device 100 may include one or more image sensors 164, one or more proximity sensors 166, and one or more accelerometers 168. Device 100 may include more than one type of image sensors 164. Each type may include more than one image sensor 164. For example, one type of image sensors 164 may be cameras and another type of image sensors 164 may be infrared sensors that may be used for face recognition. Additionally or alternatively, image sensors 164 may be associated with different lens configuration. For example, device 100 may include rear image sensors, one with a wide-angle lens and another with as a telephoto lens. Device 100 may include components not shown in
Device 100 is only one example of an electronic device, and device 100 may have more or fewer components than listed above, some of which may be combined into a component or have a different configuration or arrangement. The various components of device 100 listed above are embodied in hardware, software, firmware or a combination thereof, including one or more signal processing and/or application specific integrated circuits (ASICs). While the components in
A first input of operational amplifier 302 may be connected to a reference voltage, VREF. Feedback circuit 304 may be connected between a second input of operational amplifier 302 and an output of LDO regulator circuit 205, and feedback circuit 304 may be configured to form a feedback loop in LDO regulator circuit 205. Thus, a voltage, VGATE, at a gate electrode of pass transistor, Tpass, may be controlled by the feedback loop. As a voltage VFB produced by feedback circuit 304 is the same as the reference voltage, VREF, an output voltage, VOUT, of LDO regulator circuit 205 is given as VREF/K, where K is a feedback factor of feedback circuit 304.
As shown in
The configuration of multi-mode LDO regulator circuit 205 in
As shown in
In addition to the switch mode enable signal, EN_SW 504, that controls states of switches and enables transitions between regulation/LDO mode 305 and bypass/switch mode 310, multi-mode LDO regulator circuit 205 may be also controlled by a LDO enable signal, EN_LDO 502. The LDO enable signal, EN_LDO 502, may be utilized to enable operation (e.g., either in regulation/LDO mode 305 or bypass/switch mode 310) of multi-mode LDO regulator circuit 205 by, e.g., controlling one or more supply voltages to be connected to components of multi-mode LDO regulator circuit 205. The LDO enable signal, EN_LDO 502, may be a bit signal that can have a defined low voltage value (e.g., representing the bit value of “0”) and a defined high voltage value (e.g., representing the bit value of “1”). For example (e.g., as shown in
Second, as the switch SW6 is in “ON” state (e.g., closed), the current source Ipoly and operational amplifier 506 are connected to the gate electrode of the pass transistor, Tpass, which causes that a fixed voltage, VGATE, is applied to the gate electrode of the pass transistor, Tpass. By properly setting the value of current, Ipoly, and the value of resistance, Rpoly, a voltage Wpm at an output of operational amplifier 506 that also corresponds to the fixed voltage VGATE may be set to a desired value, e.g., the value of VOUT+1V. By setting the fixed voltage VGATE to the desired value, it can be ensured that the NMOS pass transistor, Tpass, is turned on (e.g., operates as a switch) and that the output voltage, VOUT, is substantially same as the supply voltage (input voltage) VIN that is applied to the drain electrode of the pass transistor, Tpass (since ILOAD*RSW<<VIN). During bypass/switch mode 310, internal operating points of the pass transistor, Tpass, may be set in such a way that there is a minimal undershoot/overshoot whenever LDO regulator circuit 205 transitions to regulation/LDO mode 310 (with/without the load current, ILOAD).
At a time instant T2, the switch mode enable signal, EN_SW 504, changes its value from the defined high voltage value (e.g., bit value of “1”) to a defined low voltage value (e.g., bit value of “0”), and LDO regulator circuit 205 transitions from bypass/switch mode 310 (e.g., configuration of LDO regulator circuit 205 in
At a time instant T3, the switch mode enable signal, EN_SW 504, changes its value from the defined low voltage value (e.g., bit value of “0”) to a defined high voltage value (e.g., bit value of “1”), and LDO regulator circuit 205 transitions from regulation/LDO mode 305 (e.g., configuration of LDO regulator circuit 205 in
Example Low-Dropout Regulator with Dropout Detector
Dropout detector circuit 702 may detect a dropout in the output voltage, VOUT, and asserts a dropout flag 704 (e.g., dropout flag 704 becomes “1”) in response to detection of the dropout in the output voltage, VOUT. If an allow_switchmode flag 706 is set to “1”, then the switch mode enable signal, EN_SW 504, may be asserted (e.g., changes its value to the defined high voltage or to the bit value of “1”). In response to the assertion of the switch mode enable signal, EN_SW 504, LDO regulator circuit 205 may transition from regulation/LDO mode 305 to bypass/switch mode 310. Note that allow_switchmode flag 706 set to “0” can disallow transition of LDO regulator circuit 205 from regulation/LDO mode 305 to bypass/switch mode 310. Also, during the dropout in the output voltage, VOUT, without any load, there is no back-feeding current from the supply voltage VDD_DRV (e.g., supply voltage of the driving circuitry) to the input voltage, VIN.
When dropout detector circuit 702 detects an increase in the output voltage, VOUT, dropout flag 704 de-asserts (e.g., dropout flag 704 becomes “0”), the switch mode enable signal, EN_SW 504, also de-asserts (e.g., changes its value to the defined low voltage or to the bit value of “0”). In response to the de-assertion of the switch mode enable signal, EN_SW 504, LDO regulator circuit 205 may transition from bypass/switch mode 310 back to regulation/LDO mode 305.
At the time instant T1, the input voltage, VIN, may decrease from the first input voltage value to a second input voltage value (e.g., from 1.2V to VOUT−100 mV at a rate of 100 mV/μs). Subsequently, the output voltage, VOUT, may follow the input voltage, VIN, and decrease to a second output voltage value, e.g., to the value of VIN−LOAD*RSW. At the same time, dropout detector circuit 702 may detect the dropout in the output voltage, VOUT, and asserts the dropout flag 704. This further asserts the switch mode enable signal, EN_SW 504, which causes LDO regulator circuit 205 automatic transitioning to bypass/switch mode 310. It can be observed that when LDO regulator circuit 205 automatically transition from regulation/LDO mode 305 to bypass/switch mode 310, there is no undershoot in the output voltage, VOUT.
At a time instant T2, the input voltage, VIN, may increase from the second input voltage value back to the first input voltage value. As the input voltage, VIN, increases, the output voltage, VOUT, may also start to increase. Dropout detector circuit 702 may detect an increase in the output voltage, VOUT, and dropout flag 704 may be de-asserted (e.g., dropout flag 704 becomes “0”). This further de-asserts the switch mode enable signal, EN_SW 504, which causes LDO regulator circuit 205 automatic transitioning from bypass/switch mode 310 back to regulation mode 305. As LDO regulator circuit 205 now operates in regulation mode 305, the output voltage, VOUT, continues to increase back to the first output voltage value (e.g., 1V). It can be observed that when LDO regulator circuit 205 automatically transition from bypass/switch mode 310 back to regulation/LDO mode 305, there is no overshoot in the output voltage, VOUT.
A pass transistor of the LDO regulator circuit is selectively coupled 904, via a set of switches of the LDO regulator circuit controlled by a switch mode enable signal, to the feedback circuit and an output of the operational amplifier. A drain electrode of the pass transistor may be connected to a supply voltage, and a source electrode of the pass transistor may be connected to the output of the LDO regulator circuit. The pass transistor may be implemented as a NMOS transistor.
The LDO regulator circuit initiates 906 one or more transitions between a first operation mode (e.g., LDO/regulation mode 305) of the LDO regulator circuit and a second operation mode (e.g., bypass/switch mode 310) of the LDO regulator circuit, responsive to one or more changes of the switch mode enable signal applied to the switches of the LDO regulator circuit. In the first operation mode, a load voltage (e.g., the output voltage, VOUT) at the output of the LDO regulator circuit may have a first voltage value that depends on the reference voltage. In the first operation mode, the load voltage may be generated as a function of the reference voltage and a feedback factor of the feedback loop by connecting a gate electrode of the pass transistor to the feedback loop. In the first operation mode, a voltage at a gate electrode of the pass transistor may be controlled by the feedback loop.
In the second operation mode, the load voltage may have a second voltage value independent from the reference voltage. In the second operation mode, the load voltage may be generated to be substantially same as a supply voltage applied to a drain electrode of the pass transistor by disconnecting the gate electrode of the pass transistor from the feedback loop and applying a fixed voltage to the gate electrode of the pass transistor. The LDO regulator circuit may include a current source configured to generate, in the second operation mode, the fixed voltage applied to the gate electrode of the pass transistor.
In some embodiments, LDO regulator circuit includes a dropout detector circuit coupled to the feedback circuit and the output of the operational amplifier. The dropout detector circuit may be configured to detect a dropout in the load voltage and initiate the one or more changes of the switch mode enable signal responsive to detecting the dropout. The dropout detector circuit may generate a change in the switch mode enable signal for initiating a transition from the first operation mode to the second operation mode, responsive to detecting the dropout. The dropout detector circuit may detect an increase in the load voltage following the dropout and generate another change in the switch mode enable signal for initiating another transition from the second operation mode back to the first operation mode, responsive to detecting the increase in the load voltage. The dropout detector circuit may disallow, based on a bit signal provided to the dropout detector circuit, the transition from the first operation mode to the second operation mode.
Embodiments of the process as described above with reference to
While particular embodiments and applications have been illustrated and described, it is to be understood that the invention is not limited to the precise construction and components disclosed herein and that various modifications, changes and variations which will be apparent to those skilled in the art may be made in the arrangement, operation and details of the method and apparatus disclosed herein without departing from the spirit and scope of the present disclosure.