A distributed storage system may include a plurality of storage devices (e.g., storage arrays) to provide data storage to a plurality of nodes. The plurality of storage devices and the plurality of nodes may be situated in the same physical location, or in one or more physically remote locations. The plurality of nodes may be coupled to the storage devices by a high-speed interconnect, such as a switch fabric.
This Summary is provided to introduce a selection of concepts in a simplified form that are further described below in the Detailed Description. This Summary is not intended to identify key features or essential features of the claimed subject matter, nor is it intended to be used to limit the scope of the claimed subject matter.
One aspect may provide a method for tracking performance of a storage system including one or more system resources. One or more threads may be generated to operate the storage system. Each of the one or more threads may be associated with one of a plurality of tasks of the storage system. When an operating state of one of the one or more threads is changed, one or more performance counters of the storage system may be updated. A performance snapshot may be generated by capturing a state of the tasks associated with the threads and the performance counters.
Another aspect may provide a system including a processor and a memory storing computer program code that when executed on the processor causes the processor to operate a storage system. The system is operable to track performance of a storage system including one or more system resources. One or more threads may be generated to operate the storage system. Each of the one or more threads may be associated with one of a plurality of tasks of the storage system. When an operating state of one of the one or more threads is changed, one or more performance counters of the storage system may be updated. A performance snapshot may be generated by capturing a state of the tasks associated with the threads and the performance counters.
Another aspect may provide a computer program product including a non-transitory computer readable storage medium having computer program code encoded thereon that when executed on a processor of a computer causes the computer to operate a storage system. The system is operable to track performance of a storage system including one or more system resources. One or more threads may be generated to operate the storage system. Each of the one or more threads may be associated with one of a plurality of tasks of the storage system. When an operating state of one of the one or more threads is changed, one or more performance counters of the storage system may be updated. A performance snapshot may be generated by capturing a state of the tasks associated with the threads and the performance counters.
Objects, aspects, features, and advantages of embodiments disclosed herein will become more fully apparent from the following detailed description, the appended claims, and the accompanying drawings in which like reference numerals identify similar or identical elements. Reference numerals that are introduced in the specification in association with a drawing figure may be repeated in one or more subsequent figures without additional description in the specification in order to provide context for other features. For clarity, not every element may be labeled in every figure. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating embodiments, principles, and concepts. The drawings are not meant to limit the scope of the claims included herewith.
Hosts 113 may perform input/output (I/O) operations on source-side storage 108 (e.g., read data from and write data to storage 108). In some embodiments, the I/O operations may be intercepted by and controlled by storage application 106. As changes are made to data stored on storage 108 via the I/O operations from hosts 113, or over time as storage system 100 operates, storage application 106 may perform operations to replicate data from source site 102 to target site 112 over communication link 110. In some embodiments, communication link 110 may be a long distance communication link of a storage area network (SAN), such as an Ethernet or Internet (e.g., TCP/IP) link that may employ, for example, the iSCSI protocol. In some embodiments, one or both of source site 102 and/or target site 112 may include one or more internal (e.g., short distance) communication links (shown as communication links 109 and 119), such as an InfiniBand (IB) link or Fibre Channel (FC) link. Communication link 109 may be employed to transfer data between storage volumes 1351-S of storage 108 and one or both of storage application 106 and processor(s) 105. Communication link 119 may be employed to transfer data between storage volumes 1391-z of storage 137 and one or both of replica manager 116 and processor(s) 133.
In illustrative embodiments, target site 112 may include replica manager 116 that manages a plurality of replicas 1181-N according to a policy 114 (e.g., a replication and/or retention policy). Replicas 118 may be stored in one or more volumes 1391-z of storage 137 of target site 112. A replica (or snapshot) may be created from data within storage 108 and transferred to one or more target sites 112 during a data replication cycle that may be performed based on data replication policies (e.g., policy 114) that may define various settings for data recovery operations. A data replication cycle may be asynchronous data replication performed at time-based intervals during operation of storage system 100, or may alternatively be synchronous data replication performed when data is changed on source site 102.
In illustrative embodiments, storage system 100 may include one or more consistency groups. A consistency group 147 may include one or more volumes 135 of source site 102, each associated with a corresponding volume 139 of target site 112. Consistency group 147 may treat source volumes 135 and target volumes 139 as a single logical entity for data replication and migration. Each volume 139 may store one or more associated replicas 118 that reflect the data in the consistency group 147 at a point in time (e.g., when the replica 118 was created). For example, replicas (e.g., snapshots) 118 may be generated for each source volume 135 of consistency group 147 at the same time, and stored on associated ones of target volumes 139. As shown in
Referring to
Referring back to
In some embodiments, payload data 314 may be segmented into one or more payload data segments to be written to storage 108 (e.g., by one or more write operations 153) or read from storage 108 (e.g., by one or more read operations 159). For example, if payload data 314 is 256 KB, payload data 314 may be segmented into sixteen 16 KB payload data segments to be written to storage 108. When I/O request 151 is a write request, processor(s) 105 and/or storage application 106 may then perform one or more corresponding write operations (e.g., write operation 153) to write payload data associated with the one or more data packets (e.g., one or more payload data segments) of I/O request 151 to storage 108. When I/O request 151 is a read request, processor(s) 105 and/or storage application 106 may then read data from storage 108 in one or more packets (e.g., one or more read operations 159) to process I/O request 151 from storage 108.
In illustrative embodiments, source site 102 may send a replica (e.g., replica 155) to target site 112. Similarly to write request 151, replica 155 may include one or more data packets such as shown in
Referring to
Described embodiments provide performance analysis of storage system 100. Some embodiments may employ one or more performance counters associated with resources of storage system 100 (e.g., CPU resources, operating system resources, etc.), and one or more application-specific or task-specific performance counters associated with individual applications, services or tasks of storage system 100. Described embodiments provide a manner for identifying relationships between the various performance counters and the application flow without requiring manual instrumentation upgrades with each new version of operating system (OS) software for storage system 100.
Described embodiments may employ one or more threads to perform operations of storage system 100 (e.g., operations associated with I/O request 151). For example, as shown in
Illustrative embodiments may monitor performance of threads (e.g., 379) that are grouped by the application-level task the threads perform. For example, some embodiments may group threads based on the thread's entry function and/or an additional operation code.
Some embodiments may monitor performance of tasks using directed-graphs (diagrams). The performance data may be collected in one or more points-of-interest into performance data containers. Performance data containers may be presented as nodes and edges of the directed-graph related to a specific task. For example, a performance data container may be represented as a node of a directed-graph for a specific task. An example of a performance data container that may be represented as a node is an OS synchronization object (e.g., synchronization objects 376 and/or 381 of
Referring to
Referring to
In described embodiments, threads may be in one of three main operating states: RUNNING, READY, or SUSPENDED. The RUNNING operating state indicates that the thread is presently running, while the READY operating state indicates that the thread is ready to be performed, but is waiting for processor resources to be available, and the SUSPENDED operating state indicates that the thread is stopped (e.g., suspended) at a synchronization object. Described embodiments may update the one or more performance counters when a thread transitions between operating states.
Described embodiments may collect application level performance data without much instrumentation (e.g., low-impact) by employing the performance counters. For example, performance counters may be updated upon operating state transitions of given threads, such that updating the performance counters may not require much system resources or complex tracking mechanisms. Further, described embodiments may provide for performance tracking functionality that may be upgradable with versions of software operating on storage system 100. For example, the one or more performance counters may be implemented in a thread scheduler operating in storage system 100 (e.g., in one of processors). Upgrades to the performance counters may be accomplished by upgrading the thread scheduler, which is a stable and basic component, such that performance tracking instrumentation is automatically upgraded when the system software is upgraded.
The one or more performance counters collected for each performance data container may vary based upon a setup of storage system 100. Some embodiments may employ performance counters to collect data for each directed-graph node, and the performance counters may include counters for accumulating a number of accesses, accumulating a number of requested units (for cases when a single access contains a batch of requested units (e.g., data blocks)), accumulating suspended time, determining an average number of suspended requests, and other data. Some embodiments may employ additional performance counters to collect data for each directed-graph edge, and the performance counters may include counters for accumulating a number of passes (e.g., a number of times a given sequence of instructions have been performed), accumulating a run time (e.g., a time in the RUNNING state), accumulating a time in the READY state, accumulating a number of cooperative yields (e.g., a number of times one thread has yielded a resource to another thread), and other data.
Described embodiments may track performance of storage system 100 by periodically generating a snapshot of the performance counters. In some embodiments, a snapshot mechanism may be implemented by an independent OS process (e.g., a process operating concurrently with other OS processes of storage system 100). For example, in an illustrative embodiment, the snapshot mechanism may operate as described in U.S. Pat. No. 9,141,290, filed May 13, 2012, entitled “Snapshot Mechanism,” assigned to EMC Corporation, the teachings of which are incorporated by reference herein in their entirety. The snapshot process may utilize processor and storage resources that are not associated with high-performance flows. In other words, the snapshot process may be performed as a background and/or low-priority process of storage system 100. A snapshot interval (e.g., how frequently the snapshot process is performed) may be a tradeoff between the time-precision of the performance tracking and the system resources consumed by generating snapshots. In some embodiments, the snapshot interval may be a value set by a user of storage system 100. In some embodiments, the snapshot interval may be dynamically adjusted by storage system 100 based upon one or more operating conditions of the storage system (e.g., availability of processor 105 and/or 133, available space of storage 108 and/or 137, etc.).
Performance data containers may be identified by unique keys. In described embodiments, the keys may be based upon a globally (e.g., within storage system 100) unique task identifier (TASK_ID) associated with the task, and a globally unique resource identifier (RESOURCE_ID) associated with a resource associated with the task. For example, a thread description structure associated with each unique thread may include a field indicating the TASK_ID associated with the given thread. Similarly, each OS synchronization object (e.g., synchronization objects 376 and/or 381 of
The keys for the directed-graph nodes may be two-tuples based upon the corresponding TASK_ID and RESOURCE_ID, and the keys for the directed-graph edges (e.g., sequences of processor instructions between two nodes) may be three-tuples based upon the TASK_ID and the RESOURCE IDs for each of the two nodes that define the given edge.
Referring back to
Process 400 returns to block 406 as threads are created and processed to operate storage system 100. If, at block 410, the state of a given thread has not changed, then process 400 returns to block 408.
As indicated by the dashed line, snapshot process 414 may be performed concurrently with (e.g., in parallel with) blocks 406, 408, 410, and 412 of process 400. At block 416, a snapshot interval may be started for generating a snapshot of the performance counter data. If, at block 418, the snapshot interval is complete, then at block 420, a snapshot of the performance counter data may be generated. Block 420 is described in greater detail in regard to
Referring to
Processes 400 and 420′ (
The processes described herein are not limited to the specific embodiments described. For example, processes 400 and 420′ are not limited to the specific processing order shown in
Processor 802 may be implemented by one or more programmable processors executing one or more computer programs to perform the functions of the system. As used herein, the term “processor” describes an electronic circuit that performs a function, an operation, or a sequence of operations. The function, operation, or sequence of operations may be hard coded into the electronic circuit or soft coded by way of instructions held in a memory device. A “processor” may perform the function, operation, or sequence of operations using digital values or using analog signals. In some embodiments, the “processor” can be embodied in an application specific integrated circuit (ASIC). In some embodiments, the “processor” may be embodied in a microprocessor with associated program memory. In some embodiments, the “processor” may be embodied in a discrete electronic circuit. The “processor” may be analog, digital or mixed-signal. In some embodiments, the “processor” may be one or more physical processors or one or more “virtual” (e.g., remotely located or “cloud”) processors.
While illustrative embodiments have been described with respect to processes of circuits, described embodiments may be implemented as a single integrated circuit, a multi-chip module, a single card, or a multi-card circuit pack. Further, as would be apparent to one skilled in the art, various functions of circuit elements may also be implemented as processing blocks in a software program. Such software may be employed in, for example, a digital signal processor, micro-controller, or general purpose computer. Thus, described embodiments may be implemented in hardware, a combination of hardware and software, software, or software in execution by one or more processors.
Some embodiments may be implemented in the form of methods and apparatuses for practicing those methods. Described embodiments may also be implemented in the form of program code, for example, stored in a storage medium, loaded into and/or executed by a machine, or transmitted over some transmission medium or carrier, such as over electrical wiring or cabling, through fiber optics, or via electromagnetic radiation. A non-transitory machine-readable medium may include but is not limited to tangible media, such as magnetic recording media including hard drives, floppy diskettes, and magnetic tape media, optical recording media including compact discs (CDs) and digital versatile discs (DVDs), solid state memory such as flash memory, hybrid magnetic and solid state memory, non-volatile memory, volatile memory, and so forth, but does not include a transitory signal per se. When embodied in a non-transitory machine-readable medium, and the program code is loaded into and executed by a machine, such as a computer, the machine becomes an apparatus for practicing the method.
When implemented on a processing device, the program code segments combine with the processor to provide a unique device that operates analogously to specific logic circuits. Such processing devices may include, for example, a general purpose microprocessor, a digital signal processor (DSP), a reduced instruction set computer (RISC), a complex instruction set computer (CISC), an application specific integrated circuit (ASIC), a field programmable gate array (FPGA), a programmable logic array (PLA), a microcontroller, an embedded controller, a multi-core processor, and/or others, including combinations of the above. Described embodiments may also be implemented in the form of a bitstream or other sequence of signal values electrically or optically transmitted through a medium, stored magnetic-field variations in a magnetic recording medium, etc., generated using a method and/or an apparatus as recited in the claims.
Various elements, which are described in the context of a single embodiment, may also be provided separately or in any suitable subcombination. It will be further understood that various changes in the details, materials, and arrangements of the parts that have been described and illustrated herein may be made by those skilled in the art without departing from the scope of the following claims.
Number | Name | Date | Kind |
---|---|---|---|
4164763 | Briccetti | Aug 1979 | A |
4608839 | Tibbals, Jr. | Sep 1986 | A |
4821178 | Levin | Apr 1989 | A |
5319645 | Bassi | Jun 1994 | A |
5537534 | Voigt et al. | Jul 1996 | A |
5539907 | Srivastava | Jul 1996 | A |
5627995 | Miller et al. | May 1997 | A |
5710724 | Burrows | Jan 1998 | A |
5732273 | Srivastava | Mar 1998 | A |
5860137 | Raz et al. | Jan 1999 | A |
5896538 | Blandy | Apr 1999 | A |
5903730 | Asai | May 1999 | A |
5940618 | Blandy | Aug 1999 | A |
5987250 | Subrahmanyam | Nov 1999 | A |
5999842 | Harrison et al. | Dec 1999 | A |
6226787 | Serra | May 2001 | B1 |
6327699 | Larus | Dec 2001 | B1 |
6353805 | Zahir | Mar 2002 | B1 |
6470478 | Bargh | Oct 2002 | B1 |
6519766 | Barritz | Feb 2003 | B1 |
6643654 | Patel et al. | Nov 2003 | B1 |
6654948 | Konuru | Nov 2003 | B1 |
6658471 | Berry | Dec 2003 | B1 |
6658654 | Berry | Dec 2003 | B1 |
6870929 | Greene | Mar 2005 | B1 |
6971092 | Chilimbi | Nov 2005 | B1 |
7099797 | Richard | Aug 2006 | B1 |
7143410 | Coffman et al. | Nov 2006 | B1 |
7251663 | Smith | Jul 2007 | B1 |
7315795 | Homma | Jan 2008 | B2 |
7389497 | Edmark | Jun 2008 | B1 |
7421681 | DeWitt, Jr. | Sep 2008 | B2 |
7552125 | Evans | Jun 2009 | B1 |
7574587 | DeWitt, Jr. | Aug 2009 | B2 |
7714747 | Fallon | May 2010 | B2 |
7814218 | Knee et al. | Oct 2010 | B1 |
7827136 | Wang et al. | Nov 2010 | B1 |
7908436 | Srinivasan et al. | Mar 2011 | B1 |
8200923 | Healey et al. | Jun 2012 | B1 |
8335899 | Meiri et al. | Dec 2012 | B1 |
8478951 | Healey et al. | Jul 2013 | B1 |
9037822 | Meiri et al. | May 2015 | B1 |
9104326 | Frank et al. | Aug 2015 | B2 |
9128942 | Pfau et al. | Sep 2015 | B1 |
9208162 | Hallak et al. | Dec 2015 | B1 |
9304889 | Chen et al. | Apr 2016 | B1 |
9330048 | Bhatnagar et al. | May 2016 | B1 |
9762460 | Pawlowski | Sep 2017 | B2 |
9769254 | Gilbert et al. | Sep 2017 | B2 |
9785468 | Mitchell | Oct 2017 | B2 |
9858191 | Choi | Jan 2018 | B2 |
20020056031 | Skiba et al. | May 2002 | A1 |
20030023656 | Hutchison | Jan 2003 | A1 |
20030079041 | Parrella, Sr. et al. | Apr 2003 | A1 |
20030145251 | Cantrill | Jul 2003 | A1 |
20040030721 | Kruger et al. | Feb 2004 | A1 |
20050039171 | Avakian | Feb 2005 | A1 |
20050102547 | Keeton et al. | May 2005 | A1 |
20050125626 | Todd | Jun 2005 | A1 |
20050144416 | Lin | Jun 2005 | A1 |
20050171937 | Hughes et al. | Aug 2005 | A1 |
20050177603 | Shavit | Aug 2005 | A1 |
20050193084 | Todd et al. | Sep 2005 | A1 |
20060031653 | Todd et al. | Feb 2006 | A1 |
20060031787 | Ananth | Feb 2006 | A1 |
20060047776 | Chieng et al. | Mar 2006 | A1 |
20060070076 | Ma | Mar 2006 | A1 |
20060123212 | Yagawa | Jun 2006 | A1 |
20060242442 | Armstrong et al. | Oct 2006 | A1 |
20070078982 | Aidun et al. | Apr 2007 | A1 |
20070208788 | Chakravarty et al. | Sep 2007 | A1 |
20070297434 | Arndt et al. | Dec 2007 | A1 |
20080163215 | Jiang et al. | Jul 2008 | A1 |
20080178050 | Kern et al. | Jul 2008 | A1 |
20080288739 | Bamba et al. | Nov 2008 | A1 |
20090006745 | Cavallo et al. | Jan 2009 | A1 |
20090030986 | Bates | Jan 2009 | A1 |
20090049450 | Dunshea et al. | Feb 2009 | A1 |
20090089483 | Tanaka et al. | Apr 2009 | A1 |
20090100108 | Chen et al. | Apr 2009 | A1 |
20090222596 | Flynn et al. | Sep 2009 | A1 |
20090319996 | Shafi | Dec 2009 | A1 |
20100042790 | Mondal et al. | Feb 2010 | A1 |
20100180145 | Chu | Jul 2010 | A1 |
20100199066 | Artan et al. | Aug 2010 | A1 |
20100205330 | Noborikawa et al. | Aug 2010 | A1 |
20100223619 | Jaquet | Sep 2010 | A1 |
20100257149 | Cognigni | Oct 2010 | A1 |
20110060722 | Li et al. | Mar 2011 | A1 |
20110083026 | Mikami et al. | Apr 2011 | A1 |
20110099342 | Ozdemir | Apr 2011 | A1 |
20110119679 | Muppirala et al. | May 2011 | A1 |
20110161297 | Parab | Jun 2011 | A1 |
20110225122 | Denuit et al. | Sep 2011 | A1 |
20120054472 | Altman | Mar 2012 | A1 |
20120059799 | Oliveira et al. | Mar 2012 | A1 |
20120078852 | Haselton et al. | Mar 2012 | A1 |
20120124282 | Frank et al. | May 2012 | A1 |
20120278793 | Jalan | Nov 2012 | A1 |
20120290546 | Smith et al. | Nov 2012 | A1 |
20120290798 | Huang et al. | Nov 2012 | A1 |
20120304024 | Rohleder et al. | Nov 2012 | A1 |
20130031077 | Liu et al. | Jan 2013 | A1 |
20130073527 | Bromley | Mar 2013 | A1 |
20130111007 | Hoffmann | May 2013 | A1 |
20130138607 | Bashyam | May 2013 | A1 |
20130151683 | Jain et al. | Jun 2013 | A1 |
20130151759 | Shim et al. | Jun 2013 | A1 |
20130246724 | Furuya | Sep 2013 | A1 |
20130265883 | Henry et al. | Oct 2013 | A1 |
20130282997 | Suzuki et al. | Oct 2013 | A1 |
20130332610 | Beveridge | Dec 2013 | A1 |
20140040199 | Golab et al. | Feb 2014 | A1 |
20140136759 | Sprouse et al. | May 2014 | A1 |
20140161348 | Sutherland et al. | Jun 2014 | A1 |
20140237201 | Swift | Aug 2014 | A1 |
20140297588 | Babashetty et al. | Oct 2014 | A1 |
20140359231 | Matthews | Dec 2014 | A1 |
20140380282 | Ravindranath Sivalingam | Dec 2014 | A1 |
20150006910 | Shapiro | Jan 2015 | A1 |
20150088823 | Chen et al. | Mar 2015 | A1 |
20150112933 | Satapathy | Apr 2015 | A1 |
20150149739 | Seo et al. | May 2015 | A1 |
20150249615 | Chen et al. | Sep 2015 | A1 |
20150324236 | Gopalan et al. | Nov 2015 | A1 |
20160042285 | Gilenson et al. | Feb 2016 | A1 |
20160080482 | Gilbert et al. | Mar 2016 | A1 |
20160188419 | Dagar et al. | Jun 2016 | A1 |
20160350391 | Vijayan et al. | Dec 2016 | A1 |
20160359968 | Chitti et al. | Dec 2016 | A1 |
20160366206 | Shemer et al. | Dec 2016 | A1 |
20170123704 | Sharma et al. | May 2017 | A1 |
20170139786 | Simon et al. | May 2017 | A1 |
20170161348 | Araki et al. | Jun 2017 | A1 |
Number | Date | Country |
---|---|---|
1804157 | Jul 2007 | EP |
WO 2010019596 | Feb 2010 | WO |
WO 2010040078 | Apr 2010 | WO |
WO 2012066528 | May 2012 | WO |
Entry |
---|
Nykamp DQ, “Directed graph definition.” From Math Insight. Jul. 8, 2015; retrieved from https://mathinsight.org/definition/directed_graph on Jun. 18, 2018 (Year: 2015). |
Introduction to Trees; Feb. 14, 2015; retrieved from http://pages.cs.wisc.edu/˜vernon/cs367/notes/8.TREES.html on Jun. 18, 2018 (Year: 2015). |
G-FDDS: A graph-based fault diagnosis in distributed systems; Zhao et al.; 2nd IEEE International Conference on Computational Intelligence and Applications; Sep. 8-11, 2017 (Year: 2017). |
Low overhead program monitoring and profiling; Kumar et al.; Proceedings of the 6th ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering; Sep. 5-6, 2005; pp. 28-34 (Year: 2005). |
Living on the edge: rapid-toggling probes with cross-modification on x86; Chamith et al.; Proceedings of the 37th ACM SIGPLAN Conference on Programming Language Design and Implementation Jun. 13-17, 2016; pp. 16-26 (Year: 2016). |
Office Action dated Nov. 1, 2017 corresponding to U.S. Appl. No. 15/196,374, 64 Pages. |
U.S. Non-Final Office Action dated Dec. 11, 2017 for U.S. Appl. No. 15/196,447; 54 Pages. |
U.S. Non-Final Office Action dated Dec. 14, 2017 for U.S. Appl. No. 15/076,946; 28 Pages. |
U.S. Appl. No. 14/034,981, filed Sep. 24, 2013, Halevi et al. |
U.S. Appl. No. 14/037,577, filed Sep. 26, 2013, Ben-Moshe et al. |
U.S. Appl. No. 14/230,405, filed Mar. 31, 2014, Meiri et al. |
U.S. Appl. No. 14/230,414, filed Mar. 31, 2014, Meiri. |
U.S. Appl. No. 14/317,449, filed Jun. 27, 2014, Halevi et al. |
U.S. Appl. No. 14/494,895, filed Sep. 24, 2014, Meiri et al. |
U.S. Appl. No. 14/494,899, filed Sep. 24, 2014, Chen et al. |
U.S. Appl. No. 14/979,890, filed Dec. 28, 2015, Meiri et al. |
U.S. Appl. No. 15/001,784, filed Jan. 20, 2016, Meiri et al. |
U.S. Appl. No. 15/001,789, filed Jan. 20, 2016, Meiri et al. |
U.S. Appl. No. 15/085,168, filed Mar. 30, 2016, Meiri et al. |
U.S. Appl. No. 15/076,775, filed Mar. 22, 2016, Chen et al. |
U.S. Appl. No. 15/076,946, filed Mar. 22, 2016, Meiri. |
U.S. Appl. No. 15/085,172, filed Mar. 30, 2016, Meiri. |
U.S. Appl. No. 15/085,181, filed Mar. 30, 2016, Meiri et al. |
U.S. Appl. No. 15/085,188, filed Mar. 30, 2016, Meiri et al. |
U.S. Appl. No. 15/196,427, filed Jun. 29, 2016, Shveidel. |
U.S. Appl. No. 15/196,374, filed Jun. 29, 2016, Shveidel et al. |
U.S. Appl. No. 15/196,447, filed Jun. 29, 2016, Shveidel et al. |
U.S. Appl. No. 15/196,472, filed Jun. 29, 2016, Shveidel. |
PCT International Search Report and Written Opinion dated Dec. 1, 2011 for PCT Application No. PCT/IL2011/000692; 11 Pages. |
PCT International Preliminary Report dated May 30, 2013 for PCT Patent Application No. PCT/IL2011/000692: 7 Pages. |
U.S. Appl. No. 12/945,915; 200 Pages. |
U.S. Appl. No. 12/945,915; 108 Pages. |
U.S. Appl. No. 12/945,915; 67 Pages. |
Nguyen et al., “B+ Hash Tree: Optimizing Query Execution Times for on-Disk Semantic Web Data Structures;” Proceedings of the 6th International Workshop on Scalable Semantic Web Knowledge Base Systems; Shanghai, China, Nov. 8, 2010; 16 Pages. |
Notice of Allowance dated Apr. 13, 2015 corresponding to U.S. Appl. No. 14/037,511; 11 Pages. |
Non-Final Office Action dated May 11, 2015 corresponding to U.S. Appl. No. 14/037,626; 13 Pages. |
Response to Office Action dated May 11, 2015 corresponding to U.S. Appl. No. 14/037,626; Response filed on Jul. 20, 2015; 10 Pages. |
Notice of Allowance dated Oct. 26, 2015 corresponding to U.S. Appl. No. 14/037,626; 12 Pages. |
Office Action dated Jul. 22, 2015 corresponding to U.S. Appl. No. 14/034,981; 28 Pages. |
Response to Office Action dated Jul. 22, 2015 corresponding to U.S. Appl. No. 14/034,981; Response filed on Dec. 22, 2015; 14 Pages. |
Office Action dated Sep. 1, 2015 corresponding to U.S. Appl. No. 14/230,414; 13 Pages. |
Response to Office Action dated Sep. 1, 2015 corresponding to U.S. Appl. No. 14/230,414; Response filed on Jan. 14, 2016; 10 Pages. |
Restriction Requirement dated Sep. 24, 2015 corresponding to U.S. Appl. No. 14/230,405; 8 Pages. |
Response to Restriction Requirement dated Sep. 24, 2015 corresponding to U.S. Appl. No. 14/230,405;Response filed Oct. 6, 2015; 1 Page. |
Office Action dated Dec. 1, 2015 corresponding to U.S. Appl. No. 14/230,405; 17 Pages. |
Office Action dated Feb. 4, 2016 corresponding to U.S. Appl. No. 14/037,577; 26 Pages. |
Notice of Allowance dated Feb. 10, 2016 corresponding to U.S. Appl. No. 14/494,899; 19 Pages. |
Notice of Allowance dated Feb. 26, 2016 corresponding to U.S. Appl. No. 14/230,414; 8 Pages. |
Final Office Action dated Apr. 6, 2016 corresponding to U.S. Appl. No. 14/034,981; 38 Pages. |
Response filed on May 2, 2016 to the Non-Final Office Action dated Dec. 1, 2015; for U.S. Appl. No. 14/230,405; 8 pages. |
Response filed on May 2, 2016 to the Non-Final Office Action dated Feb. 4, 2016; for U.S. Appl. No. 14/037,577; 10 pages. |
U.S. Non-Final Office Action dated Jan. 11, 2018 corresponding to U.S. Appl. No. 15/085,168; 14 Pages. |
U.S. Non-Final Office Action dated Jan. 8, 2018 corresponding to U.S. Appl. No. 15/196,472; 16 Pages. |