Amerasekara, C.D., “The Impact of Technology Scaling on ESD Robustness and Protection Circuit Design,” EOS/ESD Symp. Pro., pp. 237-245 (1994). |
Maloney, T.J. and S. Dabral, “Novel Clamp Circuits for IC Power Supply Protection,” EOS/ESD Symp. Proc., pp. 1-12 (1995). |
Tandan, N., “ESD Trigger Circuit,” EOS/ESD Symp. Pro., pp. 120-124 (1994). |
Dabral, S. et al., “Core Clamps for Low Voltage Technologies,” EOS/ESD Symp., pp. 141-149 (1994). |
Anderson, W.R. amd D.B. Krakauer, “ESD Protection for mixed voltage I/O using NMOS transistors stacked in a cascode configuration,” Microelectronics Reliability 39, pp. 1521-1529 (1999). |
Voldman, S.H. et al., “Analysis of Snubber-Clamped Diode-String Mixed Voltage Interface ESD Protection Network for Advanced Microprocessors,” EOS/ESD Symp., pp. 43-61 (1995). |
Mack, W.D. and R.G. Meyer, “New ESD Protection Schemes for BiCMOS Processes with Application to Cellular Radio Designs,” Int. Symp. of Circuits and Systems, pp. 2699-2702 (1992). |
Duvvury, C. et al., “Internal Chip ESD Phenomena Beyond the Protection Circuit,” IEEE Trans. Electron Devices, vol. 35, pp. 2133-2139 (1998). |
Cook C. and S. Daniel, “Characterization of New Failure Mechanisms Arising from Power-Pin ESD Stressing,” EOS/ESD Symp. Proc., pp. 149-156 (1993). |
Dabral, S. et al., “Designing On-Chip Power Supply Coupling Diodes for ESD Protection and Noise Immunity,” EOS.ESD Symp. Proc., pp. 239-249. |
Wang C., “Voltage-Current Characteristic Model for Gate-Oxide Short Induced Standby Current Failures in CMOS ICs,” EOS/EDC Symp. Proc., pp. 246-251 (1987). |
Diaz, C. and G. Motley, “Bi-modal Triggering for LVSCR ESD Protection Devices,” EOS/ESD Symp. Proc., 1994 (pp. 106-112). |
Croft, G.D., ESD Protection Using a Variable Voltage Supply Clamp, EOS/ESD Symp. Proc., 1994 (pp. 135-140). |
Krakauer, D. et al., “Circuit Interactions During Electrostatic Discharge,” EOS/ESD Symp. Proc., 1994 (pp. 113-119). |