This invention relates in general to a system for displaying information on liquid crystal display (LCD) devices, and in particular, to low power LCD with gray shade driving scheme.
Liquid crystal displays are used in a variety of devices such as cell phones, pagers, and personal digital assistant devices. Since many of the uses of these displays are in portable, battery operated devices, low power consumption is an important display attribute. Many prior art systems, such as LCD displays, include circuitry to provide power to the display through row and column electrodes whose overlapping regions form pixels. Information to be displayed is converted into row addressing and column data signals according to one of a variety of techniques. These techniques work within the physical limitations and specifications of the LCD material by providing the appropriate signals to the display electrodes.
Typical for use in passive LCD displays are multiplexing techniques that are based on the principle that the optical properties of the display respond to root mean square (R.M.S.) signals applied to each individual pixel. Common implementations of this technique, such as the Alto-Pleshko Technique, use row signals to select rows for receiving information and the column signals as data signals to carry information to be presented. Variations of this technique have been developed to drive displays using alternating current (AC) to limit direct current (DC) damage to liquid crystals, and to keep the applied voltages within certain ranges. This variation of display technology is exemplified by the Improved Alt and Pleshko Technique (IAPT). In addition to the IAPT approach to controlling displays, there are many other schemes that can be applied in conjunction with the basic IAPT techniques for generating gray shades in the displays, such as frame rate modulation (FRM) and pulse width modulation (PWM) for producing multiple gray levels. Specifically, prior art techniques limit scanning to certain set patterns by scanning rows consecutively from one edge of the display to the opposite edge.
It has been a continuing goal of LCD display development to reduce power requirements, allowing, for example, for prolonged battery lifetime in portable devices. Among the approaches that have been attempted to reduce the power requirement are: development of new crystals, the incorporation of more advanced electronics into the display, and developing computationally intensive display driver algorithms, such as MLA techniques. The present invention introduces a new, low-power LCD panel addressing scheme that uses simple driving algorithms and that is compatible with existing liquid crystal materials and LCD manufacturing technology.
Referring to
When the driver 22 applies voltages or electrical potentials to the COM electrodes, a voltage is applied to each of the row electrodes for a time period referred to below as the row scanning or addressing period, or line period. The voltages or potentials are applied to the row electrodes at a frequency or rate referred to below as the line rate or the row scanning or addressing rate. When a voltage of “non-scanning” value is applied to a row electrode that is selected for addressing, no image will be displayed in the pixels overlapping such row electrode irrespective of the values of the voltages applied to the SEG electrodes, and when a voltage of “scanning” value is applied to a selected row electrode for addressing, a line of an image will be displayed in the pixels overlapping such row electrode. By applying scanning voltages to the N row electrodes sequentially while appropriate data SEG pulses are applied to the column electrodes, line images are displayed forming a full image comprising multiple lines.
To enhance the content of an information display, it is generally desirable to produce multiple gray levels in the display. Such gray shades are generally achieved by two conventional methods in STN (Super Twisted Neumetic): pulse width modulation and frame modulation.
In a pulse width modulation (PWM) scheme, within each line period, the SEG pulses are modulated such that for x % of the line period the SEG output level is at voltage V1, and for the rest of the (100−x) % of the line cycle, the SEG driver output level is at a lower voltage V0, and the resulting VRMS across the pixel electrode will have a value approaching x % of the voltage difference between the V0 and V1 above V0.
In a conventional type of frame rate modulation (FRM), multiple frames with different gradations of gray shades are grouped together as a set, where the frames are applied for the same line period, and the signals are distributed over the entire set to produce the final shading through the root mean square (RMS) averaging effect of STN. For example, a set may consist of 15 frames. Then for levels 0˜15, the data can be distributed over this set of 15 frames and achieve the gray shading effect.
Both of these conventional scheme consume significant power. In the case of Pulse Width Modulation, first consider a case where the whole screen is to display a constant 50% shading. This would result in the SEG toggling at twice the line rate (ON-OFF-ON-OFF) and consume very significant power due to the capacitor loading effect on the SEG electrodes. Due to this very high toggle rate and power consumption, PWM scheme generally experience high fluctuation of power consumption, and can cause problems in system design.
As for Frame Rate Modulation, the RMS effect of STN has a bandwidth limit. In order to minimize the visible flicker, the full set of frames needs to be repeated faster than 60 Hz, which is the threshold of human flicker detection. For example, to produce 16 shades, a set of 16 frames are required, and the full frame need to be repeated at 60×16=960 fps (frames-per-second). Although spatial dithering (such as 2×2 matrix) can be used to reduce that frequency by up to ¼, but 240 fps is still significantly higher the 60 Hz which is typical for pure black and white (B/W) STN LCD (i.e. without gray shade), and therefore would consume almost four times of the power consumed by pure black and white (B/W) STN LCDs.
Another short coming of the conventional Frame Rate Modulation scheme is the resulting shading is linearly spaced between V0 and V1, where the STN LC material always has a S shaped VRMS to transmittance curve as illustrated in
Another aspect of the present invention is related to the more modem LCD control scheme such as Scheffer's Active Addressing, or Multi-Line-Addressing, where more than one row of pixels is being addressed during each line period. For example in a typical configuration of MLS with L=4, four rows of pixels are addressed simultaneously, and each SEG signal will need to be calculated based on the desired states of the four rows of pixels. If the PWM scheme is used, then each line period can be further divided into 5 subperiods, depending on where each of the four pixels will need to transition in order to achieve the desired shades. This can increase the amount of SEG switching activity by 5 times, and practically rendered PWM impractical for any system employing the MLS driving scheme. It is therefore very desirable to find a new gray shade scheme where the SEG signal will remain constant during each line period, while achieving desirable VRMS modulation to produce the desirable gray shades.
None of the above-described LCD driving schemes are entirely satisfactory. It is therefore desirable to provide improved LCD driving schemes for producing gray shades with minimum increases of power consumption as compared to pure black and white LCDs. It is also desirable to provide a driving scheme for suppressing flicker with further reduction in power consumption.
In consideration of the above power consumption consideration, a new scheme is devised which will allow a STN LCD to produce gray shades with minimum increase of power consumption as compared to B/W LCD. In another aspect of the invention, the new scheme will also produce a compensation effect to counteract the Liquid Crystal material's intrinsic transition curve and produce clearly distinguishable shades. In addition, an interlaced-like frame modulation scheme is introduced to further suppress flicker, and therefore allow further reduction of the minimum frame rate for saving power. The various different aspects of the invention described herein may be used individually or in combination.
In conventional driving schemes such as the pulse width modulation scheme or the frame modulation scheme, the row scanning or addressing period remains the same throughout. In the pulse width modulation scheme, for example, the SEG pulses applied to the column electrodes are modulated while the COM pulses applied to the row electrodes have substantially the same widths which are unmodulated. Gray shading is achieved in pulse width modulation by modulating the SEG output level during the row scanning period. In frame modulation, row scanning or addressing period also remains constant, and gray shading is achieved by scanning the LCD at a significantly higher frame rate than B/W display, and then selectively sending ON voltage to SEG during certain frames while sending OFF voltage to SEG during other frames.
This invention is based on the observation that, by applying electrical potentials or voltages to the row and column electrodes so that repetitive frames or fields are displayed for different time periods, gray shading can be achieved without significantly increasing power consumption. In the preferred embodiment, each of the repetitive frames or fields has a corresponding row electrode addressing period during which a row selection potential is applied to the selected one of the row electrodes for displaying an image at a line of pixels overlapping the selected row electrode. The potentials are applied so that at least two of the repetitive frames or fields have different row electrode addressing periods. A frame is the total number of lines in the displayed image, and is used interchangeably with the term “displayed image.” A field is a collection of lines in the displayed image, where the collection of lines is a subset of and contains fewer than the lines that form the displayed image.
In various different embodiments, the values of row electrode addressing periods of repetitive frames or fields form integer ratios relative to each other, such as 2:1:2, 2:3:4, 6:9:11:12:13, 3:4:5:6, and 7:9:11:12:13. Using row electrode addressing periods of such values, gray shades ranging from 4 to 32 levels can be achieved. Preferably, during each of the row electrode addressing periods, the voltages or electrical potentials applied to the column (SEG) electrodes remain substantially constant. In this manner, unlike PWM, excessive SEG toggling is avoided and excessive power consumption due to capacitive loading on the SEG or column electrodes is avoided. Furthermore, such aspect of the invention can substantially reduce the need to increase the line rate or the row scanning or addressing rates, unlike the conventional frame modulation scheme. This again avoids the need to significantly increase power consumption.
Preferably the row electrode addressing periods of at least three of the repetitive frames or fields have different row electrode addressing periods and form integer ratios relative to each other, and when the values of row electrode addressing periods of the at least three different repetitive frames or fields are arranged in a sequence in ascending (i.e. increasing) order, a difference between each pair of adjacent values at or near the end of the sequence is preferably substantially equal to a maximum common denominator of the values.
Furthermore, when values of row electrode addressing periods of at least three different repetitive frames or fields are arranged in a sequence in ascending order, a value at or near the beginning of the sequence is preferably more than about 1/2.5 times a value at or near the end of the sequence. In other words, a ratio between a value at or near the beginning of the sequence to a value at or near the end of the sequence is preferably more than about 1/2.5; and a ratio between a value at or near the end of the sequence to a value at or near the beginning of the sequence is preferably smaller than about 2.5. Still more preferably, a value at or near the end of such sequence is preferably less than about 2.2 or even 2 times a value at or near the beginning of the sequence.
In addition, when values of row electrode addressing periods of at least three different repetitive frames or fields are arranged in a sequence in ascending order, a difference between such values can be computed for each pair of adjacent values in the sequence. Preferably, the values of the periods are chosen so that such differences between pairs of adjacent values decrease from the beginning of the sequence towards the end of the sequence. More preferably, the periods are chosen so that such decrease is monotonic from the beginning of the sequence towards the end of the sequence.
Another aspect of the invention employs interlacing to suppress flicker and to reduce power consumption. The lines of the display of the passive LCD and their corresponding row electrode are divided into two or more fields. A full cycle during which each of the row electrodes in the LCD is scanned once may be divided into a corresponding number of field scanning periods. In the case where all of the lines of the display are divided into only two complementary fields (that is, the two fields together contain all the lines of the display), such as even and odd fields for example, during one field scanning period such as the even field scanning period, only the (e.g. the even numbered) electrodes or lines in such field are scanned followed by another (e.g. the odd field) field scanning period for the other field during which only the (e.g. odd numbered) row electrodes or lines in such field are scanned. Where there are more than two fields, this is continued until all of the lines in all of the fields have been addressed.
Where the two complementary fields are the odd and even fields, if the timing of the COM pulses applied during the even field is approximately at the halfway point in time between consecutive pulses of the odd field, to an observer, this effectively doubles the frame rate as observed by human eyes, which helps in suppressing flicker. Similar effects can be achieved where the full display is divided into more than two fields. Thus, where the lines of the full display are divided into three fields, for example, if each COM pulse of a field is applied at a point in time that is separated from the application of consecutive pulses of another field by time periods of ratio of 1:2 or 2:1, then the frame rate observed by an observer would be tripled for suppressing flicker. The same reasoning may be extended to situations where the full display is divided into more than three fields.
The above scheme will reduce average power. However, for the shortest line period (such as line period of 6 for the set of 6:9:11:12:13) the stress of the driver circuit can still be significantly much higher than the average loading. Such fluctuation will imply the driver electronics will need to be “over designed” slightly in order to maintain good stability. Therefore, another aspect of the invention employs further partitioning each field into several sub-sections of continuously scanned rows, and the electrode within each sub-section will be scanned with a different line period or a different sequence of line periods or rates. For example, if the overall modulation required modulating line periods of 6:13:9:12:11, then instead of scanning or addressing each electrode in the field with only one of the five line periods, a different sequence of line periods or rates may be employed for scanning the different sub-sections in the field. As an example, the first sub-section will go through 6:9:11:12:13, the second sub-section will go through 13:9:12:11:6, and the third sub-section will go through 9:12:11:6:13, etc. In this manner, the temporary stress on driver circuit caused by the fast line rate can be reduced. As another example, electrical potentials applied during the longest and shortest time periods in the sequence can be applied consecutively in time.
The various aspects of the invention are described above in the context of APT and IAPT waveform. However, these aspects are also applicable to multi-line select (MLS) and to active addressing (AA). By changing the waveform generation to MLS or AA architecture, and adopt the same Line Rate Modulation principle described herein, such modified MLS scheme can be used to generate a large number of well distinguished gray shades with minimum increase of power without resorting to the PWM scheme.
For simplicity in description, identical components are labeled by the same numerals in this application.
As noted above, by applying scanning or addressing voltages of actual potentials to the row electrodes for different time periods, a number of gray shades can be achieved. Embodiments 1-4 set forth below illustrate such concept.
Three frames per set:
Frame 1: 2t/line
Frame 2: 1t/line
Frame 3: 2t/line
(repeats Frame 1-2-3)
Then 4 shades can be produced by the following combination
Shade 0/5=all off
Shade 2/5=frame 1
Shade 3/5=frame 1+2
Shade 5/5=frame 1+2+3
Three frames per set:
Frame 1: 2t/line,
Frame 2: 3t/line,
Frame 3: 4t/line.
(repeats Frame 1-2-3)
Then 8 shades can be produced by the following combination
Shade 0/9=all off
Shade 2/9=frame 1
Shade 3/9=frame 2
Shade 4/9=frame 3
Shade 5/9=frame 1+2
Shade 6/9=frame 1+3
Shade 7/9=frame 2+3
Shade 9/9=frame 1+2+3
Four frames per set:
Frame 1: 3t/line,
Frame 2: 4t/line,
Frame 3: 5t/line, and
Frame 4: 6t/line.
(repeats Frame 1-2-3-4)
Then 15 shades can be produced by the following combination
Shade 0/18=all off
Shade 3/18=frame 1
Shade 4/18=frame 2
Shade 5/18=frame 3
Shade 6/18=frame 4
Shade 7/18=frame 1+2
Shade 8/18=frame 1+3
Shade 9/18=frame 2+3
Shade 10/18=frame 2+4
Shade 11/18=frame 3+4
Shade 12/18=frame 1+2+3
Shade 13/18=frame 1+2+4
Shade 14/18=frame 1+3+4
Shade 15/18=frame 2+3+4
Shade 18/18=frame 1+2+3+4
Four frames per set:
Frame A: 7t/line,
Frame B: 9t/line,
Frame C: 11t/line,
Frame D: 12t/line,
Frame E: 13t/line
(repeats Frame A-B-C-D-E)
In embodiment 1, for example, in order to achieve four different gray shades, frames of images are displayed for three row scanning or addressing periods. Since each of these periods is the time during which a certain line of the display will be on for displaying images, it is also referred to herein as the line period. Frame 1 in embodiment 1 above refers to those frames that are displayed with the row addressing or scanning time period of 2t, where t is a unit of time. Shown in abbreviation above, frame 1 is displayed for time periods of 2t/line. Then frame 2 is displayed for different time periods, such as where the row scanning or addressing time periods are t, or in the abbreviated form, t/line. A third category of frames is displayed with the same time period as the first type, namely, 2t/line. The fourth different gray shades are then achieved by the combination indicated above.
The generation of the various gray shades is illustrated by embodiment 2 of
In an alternative embodiment to embodiment 1 above, frame 2 may be displayed for time periods that are different from t/line, such as where the row scanning or addressing time periods are X, or in the abbreviated form, X/line, where X is a positive number different from t.
To avoid flicker, each of the three types of frames is displayed at least at the human flicker detection frequency of 30 Hz. This means that, in order to achieve the four gray shades of embodiment 1, each of the three frames is displayed at 30 Hz so that the practical frame rate overall is 30 Hz×3, or 90 Hz. In embodiment 2, a three-frame set enables eight gray shades at a practical frame rate of 90 Hz.
In embodiment 3, only 4 frames are used per set to produce a set of 15 different shading, and the practical frame rate can be as low as human flicker detection frequency (30 Hz)×4=120 Hz. This is in contrast to the conventional frame modulation scheme which will require 30 Hz×15=450 Hz, which is 3.75 times the line rate for embodiment 3. Since the power consumption of a LCD is directly related to the operating frequency, such change of frequency means the power consumption will be reduced by the same ratio.
Unlike the conventional pulse width modulation method, the SEG signals or voltages applied to the column electrodes stay substantially unchanged during row or COM addressing or scanning time periods, such as during each of the row or COM addressing or scanning time periods. This reduces the toggling rate of signals applied to the column electrodes compared to the pulse width modulation method and reduces power consumption. As shown below, the above feature of the invention can be combined with interlacing to further improve the performance of displays.
Interlaced scanning methods can reduce the flicker significantly compared to progressive row addressing schemes that apply row scanning signals consecutively to the row electrodes, such as from row 1 to row N. In one interlaced embodiment, all of the lines of a display are divided into two fields: an odd field containing only odd lines and an even field containing only even lines, where the odd lines are displayed in odd field scanning periods and the even lines are displayed in even field scanning periods. Such interlaced embodiment may be particularly useful for devices such as mobile messaging cell phones, personal digital assistants or pagers. For example, the sequence {1,3,5, . . . } followed by the sequence {2,4,6, . . . } can sharply reduce column driver power consumption for checkerboard pattern (which is often used by various dithering algorithm to implement gray shades ) and ON-OFF stripes (which is often used to produce onscreen graphical user interface menus) while producing moderate reduction in power consumption for all other display patterns. Such an embodiment could be incorporated by using a scan sequence generator, having a fixed, nonsequential row scan sequence, such as the sequence {1,3,5, . . . } followed by the sequence {2,4,6, . . . }. Such a series of sequences can be generated by swapping the least significant bit (LSB) and most significant bit (MSB) of a digital counter. For example a 7-bit counter is used to control a 128-row LCD. Then swapping bit-7 and bit-0 of the counter, a sequence of {0,2,4,6,8, . . . }+{1,3,5,7, . . . } is generated. Alternatively, a nonsequential row scan sequence could be built into the decoder and RAM address generator shown in
Obviously, the lines of the full display may be divided into more than two fields. One example would be where the display is divided into three fields with the first field including lines 1, 4, 7, . . . ; the second file including lines 2, 5, 8, . . . ; and the third field including lines 3, 6, 9, . . . . Still other manners of dividing the display into separate fields may be used and are within the scope of this invention.
In the preferred embodiment, the above-described aspects of the invention for displaying gray shades may be combined advantageously with interlacing as described below.
Using the same 3 frames per set as used in Embodiment 2, one may change the scanning sequence from the conventional progressive (line 1 through N scanned consecutively) to 2-field-interlaced, i.e. 1-3-5-7- . . . -2-4-6-8- . . . , an interlaced addressing scheme results, and the overall frame sequence becomes:
Frame 1-Odd: 2t/line,
Frame 2-Even: 3t/line,
Frame 3-Odd: 4t/line,
Frame 1-Even: 2t/line,
Frame 2-Odd: 3t/line,
Frame 3-Even: 4t/line.
Frame 1-Odd: 2t/line,
Frame 2-Even: 3t/line,
Frame 3-Odd: 4t/line,
Frame 1-Even: 2t/line,
Frame 2-Odd: 3t/line,
Frame 3-Even: 4t/line.
By separating the frame sequence, for example, Frame 3-Even, and Frame-3-Odd, at intermixed fashion, and the overall Frame-3 is now scanned as two different group over the full 3-frame set. This essentially doubles the base-frame-rate of 30 Hz (the time required to complete 3-frame set sequentially) to 60 Hz. Interlaced scanning is thus adopted in a multi-frame modulation scheme, instead of the (1-frame) amplitude modulation.
The modified frame sequence (originating from embodiment 2) above is illustrated in
In
As described above, unlike the conventional pulse width modulation method, the SEG signals or voltages applied to the column electrodes stay substantially unchanged during row or COM addressing or scanning time periods, such as during the row or COM addressing or scanning time period 2t of the pulse COM1(2t)+ and COM1(2t)− in
In fact, by maintaining the column signals at a substantially constant value during an entire odd and even field scanning or addressing time period, which can be one of 4t, 6t and 8t as illustrated in
As shown in
As is known to those skilled in the art, it is preferable for the row scanning or addressing signals applied to be AC rather than DC. Therefore, for each positive voltage pulse applied to each of the four COM electrodes, a corresponding negative voltage pulse is applied. This is true for the different voltage pulses of different widths. Therefore, for each positive going voltage pulse of width 2t, for example, a negative going voltage pulse of the same width is applied. This is illustrated in
From
For example, the time duration between the COM1 pulse edge at 32 and COM2 pulse edge at 38 is one-half (½) of the duration (½)T. This means that to an observer observing the display, the pulses of width 2t will appear to have a line rate which is double that applied to the first and second row electrodes. Thus, if the overall frame rate represented by (½)T is 30 Hz, then an observer will observe an effective line rate of 60 Hz. From
The 8 data signals SEG1 through SEG8 are applied, respectively, to the 8 column electrodes such that each of the 8 vertical lines of the display will display a corresponding gray shade of the 8 gray shade scale. For example, as illustrated in
As will be evident from
With the aid of look-up table 105, a scan sequence generator 106 controls the order in which the rows are to be scanned by generating a row scan sequence 106a. The row scan sequence is used to provide row addressing signals COMi, i ranging from 1 through N, by a decoder 108 that produces a plurality of signals corresponding to each row which is amplified by row driver 22 to produce the row addressing signals. The row scan sequence 106a also corresponds to the sequence in which display information is read from display data RAM 104, the line periods for signals to be applied to the COM electrodes, and is used to produce the corresponding column data signals SEGj. Specifically, row scan sequence SEGj is converted to display data RAM addresses by the RAM address generator 110. These addresses correspond to each of the row and column addresses for display information stored in display data RAM 104. Thus row scan sequence 106a is simultaneously used to generate row address signals COMi and to instruct display RAM address generator 110 to generate appropriate address signals to read from data RAM104 in order to generate the corresponding SEG signals. Typical CMOS implementation of row and column drivers 22 and 24 comprise of typical CMOS logic, multiplexer, demultiplexer, counter, level shifters, and output driver stages, all of which are well known to those who are skilled in the art of mixed mode CMOS circuit design. In order to vary the width of the voltage pulses, clock 120 supplies a clock signal to programmable counter 122 that is controlled by controller 124. The output of the programmable counter is supplied to scan sequence generator 106 so that the scan sequence generated has the appropriate time durations for the corresponding voltage pulses. All of the circuit blocks in display device 100 are controlled by controller 124. To simplify the figure, however, the connections between controller 124 and the remaining circuit blocks have been omitted, except for the connection to counter 122.
Such curved data to Vrms mapping (similar to that illustrated in
So, the 3-frame modulation in Embodiment 3 can achieve “near 60 Hz refresh rate” by actually cycling the full 3 frame-set at 30 Hz. Similarly, the 4-frame modulation in Embodiment 5 can have “near 60 Hz refresh rate” by cycling the full 4-set at 30 Hz.
In other words, such “visual flicker reduction” techniques can reduce the required operating frequency of a gray-shade STN LCD system and therefore reduce the power consumed.
It is also possible to further deduce that the above interlacing scheme can be applied where each set is partitioned into 3-sub-set of increment-by-3 scanning sequence: 1,4,7,10, . . . , 2,5,8,11, . . . , 3,6,9,12, . . . ; or 4-sub-set of increment-by-4 scanning sequence, . . . etc.
Similar to the interlaced embodiment illustrated in
This concept can be extended to embodiments where the lines of the display are divided into more than two fields, such as three or four fields. Thus, in reference to
The five frames A-E are displayed in a manner illustrated in
The same COM pulse type (line period) is maintained for the entire field in the above embodiments. In the embodiment of
The various aspects of the invention are described above in the context of APT and IAPT waveform. However, these aspects are also applicable to multi-line select (MLS) and to active addressing (AA). By changing the waveform generation to MLS or AA architecture, and adopt the same Line Rate Modulation principle described herein, such modified MLS scheme can be used to generate a large number of well distinguished gray shades with minimum increase of power, and without resorting to the use of PWM. In other words, the above described embodiments may be modified, so that row addressing signals may be applied to more than one row electrode at the same time in a modified MLS or AA scheme.
It is possible to employ line periods that are different from those outlined above, such as where the line periods form a exponential relationship. For example, to get 16 different gray shades, 4 repetitive frames may be used, and the line periods of the 4 frames form integer ratios bearing the relationship of 1-2-4-8. So, by combining different frames, each pixel can have a modulation of 0 through 1+2+4+8=15. Although such exponential line periods reduce the number of frames that are required, the fastest frame has a line period which is 8× faster than the slowest frame. Such big difference in line period causes the fastest frame to suffer significantly more distortion because the RC decay of the row (COM) scanning signal, and column (SEG) switching. Using the same approach, to derive at 32 equal gray shade division, 5 repetitive frames with a 1-2-4-8-16 line period ratio are required. Since passive STN display generally has significant RC delay associated in row scanning electrode, it is therefore highly desirable to find a method to produce the fine level of modulations with much less difference in line period, and therefore can minimize the distortion suffered by the faster repetitive frames.
This distortion can be avoided by the introduction of “non-exponential” frames, where several closely spaced frames are used to produce high numbers of modulation levels, with a min-max difference of line period no more than 2. In other words, if the line periods of at least three different repetitive frames are arranged in a sequence in ascending order (such as 2-3-4 and 7-9-11-12-13), a line period at or near the ends of the sequence is not more than 2 times the line periods at or near the beginning of the sequence. In the examples where the line periods form the ascending sequences 2-3-4 and 7-9-11-12-13, the last value (4 in 2-3-4 and 13 in 7-9-11-sequence is not more than 2 times the first values (i.e. 2 in 2-3-4 and 7 in 7-9-11of the line period at the beginning of the sequence. It is of course possible to employ embodiments that are variations from the above sequences by including additional line periods before 2 or 7 or after 4 or 13 in the example sequences above, while retaining the advantages described above. The above repetitive frames are preferably used to provide 4, 8, or 16 level modulations. The signals applied cause the column electrodes to be at substantially the same voltage level(s) within each line period. In other words, for frames with certain line periods, the line period of the slowest or close to the slowest frame is not more than 2 times the line period of the fastest or close to the fastest frame.
Using the above described examples of repetitive frames with line period ratios of 2-3-4, 6-9-11-12-13, 7-9-11-12-13, 3-4-5-6, about 2.2 in the example sequences) at the beginnings of the sequences is more than the line periods (4, 13, 13 and 6) at the ends of the sequences. In other words, the line periods (4, 13, 13 and 6) at the ends of the sequences are less than 2.2 times line periods (2, 6, 7 and 3 in the example sequences) at the beginnings of the sequences. For some repetitive frames (e.g. with line periods 6-9-11-12-13), more than 30 level gray shades can be produced. The signals applied cause the column electrodes to be at substantially the same voltage level(s) within each line period. Other values for the line periods may be chosen so that the line periods at the ends of the sequences are not more than about 2.5 times the line periods at the beginnings of the sequences. Such and other variations are within the scope of the invention.
In addition, when values of row electrode addressing periods of at least three different repetitive frames or fields are arranged in a sequence in ascending order, a difference between such values can be computed for each pair of adjacent values in the sequence. Preferably, the values of the periods are chosen so that such differences between pairs of adjacent values decrease from the beginning of the sequence towards the end of the sequence. More preferably, the periods are chosen so that such decrease is monotonic from the beginning of the sequence towards the end of the sequence.
In various different embodiments, the values of row electrode addressing periods of at least three repetitive frames or fields form integer ratios relative to each other to produce gray level modulations. Thus, there is a maximum common denominator between the line periods of different frame. In the examples 2-3-4, 6-9-11-12-13, 7-9-11-12-13, 3-4-5-6 above, the maximum common denominator is 1. It is noted that in all of the examples where the values of line periods are arranged in sequences of ascending order, a difference between each pair of adjacent values at or near the end of the sequence is substantially equal to a maximum common denominator of the values. In the above examples, the three slowest line periods are different by substantially the same amount of time as the maximum common denominator. The signals applied cause the column electrodes to be at substantially the same voltage level(s) within each line period.
The above described features may be implemented by means of a state machine in controller 124, which controls counter 122 and generator 106, in a manner known to those skilled in the art. Other solutions using hardware, software, firmware or a combination thereof are possible.
While the invention has been described above by reference to various embodiments, it will be understood that changes and modifications may be made without departing from the scope of the invention, which is to be defined only by the appended claims and their equivalents. All references referred to herein are incorporated by reference in their entireties.
This application is a continuation-in-part of U.S. patent application Ser. No. 09/560,279 filed Apr. 26, 2000, now abandoned; this application also claims the benefit of U.S. Provisional Patent Application No. 60/374,263 filed Apr. 18, 2002. Both applications are incorporated herein in their entirety by reference.
Number | Name | Date | Kind |
---|---|---|---|
3976362 | Kawakami | Aug 1976 | A |
4709995 | Kuribayashi et al. | Dec 1987 | A |
4929058 | Numao | May 1990 | A |
5262881 | Kuwata et al. | Nov 1993 | A |
5508716 | Prince et al. | Apr 1996 | A |
5745089 | Taguchi et al. | Apr 1998 | A |
5959602 | Welzen | Sep 1999 | A |
6252573 | Ito et al. | Jun 2001 | B1 |
6340964 | Nakazawa et al. | Jan 2002 | B1 |
Number | Date | Country |
---|---|---|
4022866 | Jan 1991 | DE |
4022866 | Jan 1991 | DE |
0945844 | Sep 1999 | EP |
0945844 | Sep 1999 | EP |
07064512 | Mar 1995 | JP |
WO 9832116 | Jul 1998 | WO |
WO 0182284 | Nov 2001 | WO |
WO 0207141 | Jan 2002 | WO |
WO03090192 | Oct 2003 | WO |
WO 0207141 | Jan 2004 | WO |
Number | Date | Country | |
---|---|---|---|
20030034946 A1 | Feb 2003 | US |
Number | Date | Country | |
---|---|---|---|
60374263 | Apr 2002 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 09560279 | Apr 2000 | US |
Child | 10256687 | US |