Patent Grant
9497895
The present invention relates to a lower receiving pin arrangement method for arraying lower receiving pins in a lower receiving base in an electronic parts mounting apparatus and a lower receiving pin return method for returning the lower receiving pins, which have been arrayed and used, to predetermined locations.
In a parts mounting process of mounting electronic parts on a substrate, a substrate is positioned and retained while a downside of the substrate is supported by a lower receiving section. A lower receiving pin technique for bringing a plurality of lower receiving pins in contact with a downside of a substrate and supporting the substrate has widely been used as the technique for receiving a downside of a substrate. A method which has hitherto been known as a pin arrangement method for use with the lower receiving pin technique is to removably fit backup pins (lower receiving pins) upright into pin insert holes opened in a lattice pattern in a backup base (a lower receiving base) (see; for instance, Patent Documents 1 and 2). According to the related art technique described in connection with the examples of Patent Documents, an area in the backup base where the substrate is not placed is used as a stock area for housing backup pins that do not support a substrate. In Patent Document 1, a transfer sequence is set in consideration of a distance of a transfer location, where backup pins are transferred, from the stock area, thereby hindering the backup pins from interfering with each other during transfer operation.
Patent Document 1: JP-A-2011-9470
Patent Document 2: JP-A-2011-14627
By an increase in packaging density associated with a recent progress in miniaturization of electronic equipment, there exists a necessity for setting arrangement of lower receiving pins on a mount board in more detail. However, a lower receiving base in which pin attachment holes are arrayed in a lattice pattern has been employed in the existing techniques, including the related arts described in connection with the patent documents. Therefore, a restriction is imposed on spacing between the lower receiving pins arranged on the lower receiving base, which poses difficulty in high-precision arrangement of pins. In order to surmount the problem, a technique for placing lower receiving pins, which are capable of standing upright by themselves, at arbitrary locations on the lower receiving base by magnetic fixing has come into usage in place of the lower receiving base type in which the pin attachment holes are arrayed in a lattice pattern.
Incidentally, according to such a technique of arraying the lower receiving pins at arbitrary positions on the lower receiving base, the lower receiving pins are vulnerable to mutual interference during transfer work for arraying lower receiving pins or transfer work for returning the lower receiving pins from the lower receiving base in order to switch a model after usage. Specifically, in the related art technique primarily based on the lattice-like arrangement, assured spacing exists between the lower receiving pins, and hence prevention of interference is easy. However, under the technique of placing the lower receiving pins at arbitrary locations, pin arrangement is set with the minimum spacing between radial dimensions of the pins. Accordingly, if setting of sequence and a movement pathway of the lower receiving pins are inappropriate, the pins might interfere with each other during movement.
Interference of the pins can be prevented by setting an elevation stroke, which is employed during pin movement, to a pin height or greater. However, in this case, excessive setting of a transfer head stroke incurs an increase in equipment cost. Further, a delay in operation time due to arrangement and returning of pins which are required, every time a substrate type is switched, in conjunction with an increase in elevation stroke, results in occurrence of a tact loss. Thus, deterioration of efficiency and productivity is inevitable. As above, the electronic parts mounting apparatus that places the lower receiving pins at arbitrary locations on the lower receiving base encounters problems, such as difficulty in improving work for arraying and returning the lower receiving pins.
Accordingly, the present invention aims at providing a lower receiving pin arrangement method and a lower receiving pin return method that can make more efficient work for arraying and returning lower receiving pins in an electronic parts mounting apparatus.
A lower receiving pin arrangement method of the present invention is a lower receiving pin arrangement method for an electronic parts mounting apparatus that mounts electronic parts on a substrate, wherein a plurality of lower receiving pins for receiving and supporting a downside of the substrate are arranged at arbitrary positions in a lower receiving area set in a lower receiving base, the method comprising an arrangement performance step of transferring the lower receiving pin from a temporary placement position set in a pre-array temporary placement area which is set in the lower receiving base along a first direction and where the plurality of lower receiving pins are temporarily placed before arranged and arranging the transferred lower receiving pin at an array position in the lower receiving area, wherein individual transfer operation to be performed, in the arrangement performance step, to transfer in turn the lower receiving pins at the array positions which are ordered in decreasing sequence of first-direction coordinate value includes a combination of at least two of a first positive transfer operation transferred in a positive direction along the first direction, a first negative transfer operation transferred in a negative direction along the first direction, a second positive transfer operation transferred in a positive direction along a second direction orthogonal to the first direction, and a second negative transfer operation transferred in a negative direction along the second direction; and a final transfer operation in which the lower receiving pins reach the array positions in each of the individual transfer operations is the first positive transfer operation.
A lower receiving pin return method of the present invention is a lower receiving pin return method for an electronic parts mounting apparatus that mounts electronic parts on a substrate, wherein a plurality of lower receiving pins, which are arranged at arbitrary positions in a lower receiving area set in a lower receiving base to thereby receive and support a downside of the substrate, are picked up from the lower receiving area and returned, the method comprising a return performance step of transferring the plurality of lower receiving pins arranged at array positions in the lower receiving area, in turn, to temporary placement positions set in a post-return temporary placement area which is set in the lower receiving base along its edge in a first direction and where the plurality of returned lower receiving pins are temporarily placed, wherein individual transfer operation to be performed, in the return performance step, to transfer in turn the lower receiving pins at the array positions which are ordered in increasing sequence of first-direction coordinate value includes a combination of at least two of a first positive transfer operation transferred in a positive direction along the first direction, a first negative transfer operation transferred in a negative direction along the first direction, a second positive transfer operation transferred in a positive direction along a second direction orthogonal to the first direction, and a second negative transfer operation transferred in a negative direction along the second direction; and transfer initiation operation in which the lower receiving pin goes off from the array position in each of the individual transfer operations is the first negative transfer operation.
According to the present invention, the final transfer operation in which the lower receiving pin reaches the array position by the individual transfer operation intended for transferring in turn the lower receiving pins at the array positions ordered in decreasing sequence of first-direction coordinate value is taken, as the first positive transfer operation in which transfer is effected in a positive direction along the first direction, in the arrangement performance step of transferring the lower receiving pin from the pre-array temporary placement area which is set in the lower receiving base along the first direction and where the plurality of lower receiving pins are temporarily placed before arranged, to thereby arrange the thus-transferred lower receiving pin at the array position in the lower receiving area. Further, the transfer initiation operation for transferring the lower receiving pin from the array position by the individual transfer operation intended for transferring in turn the lower receiving pins at the array positions ordered in decreasing sequence of first-direction coordinate value is taken, as the first negative transfer operation transferred in a negative direction along the first direction, in the return performance step of transferring in turn the plurality of lower receiving pins arranged at the array positions in the lower receiving area to the post-return temporary placement area. Thereby, there can be effectively prevented interference of lower receiving pins during transfer, which would otherwise occur in the arrangement performance step of arranging the lower receiving pin to the lower receiving area and the return performance step of returning the lower receiving pin from the lower receiving area. Work for arranging and returning the lower receiving pins can be made efficient.
An embodiment of the present invention is now described by reference to the drawings. First, by reference to
A parts feed section 4 for feeding electronic parts that are targets of mounting is disposed on either side of the substrate conveyance mechanism 2. A plurality of tape feeders 5 are placed side by side in the individual parts feed section 4. The individual tape feeder 5 has a function of pitch-feeding a part held on a carrier tape to an eject position by a parts mounting mechanism to be described hereinbelow. A Y-axis movable table 6 is placed at an elevated position on one end of a top surface of the bench 1a in the X direction, and two X-axis movable tables 7 are joined to the Y-axis movable table 6 so as to be slidable in a Y direction. A mount head 8 is attached to each of the X-axis movable tables 7 so as to be slidable in the X direction.
The mount head 8 is a multiple head made up of a plurality of unit retaining heads 9. A pickup nozzle 14A for picking up parts by suction (see (a) in
A substrate recognition camera 10 that moves integrally along with the mount head 8 is attached to an downside of the individual X-axis movable table 7. The substrate recognition camera 10 is moved to an elevated location above the substrate 3 retained by the substrate conveyance mechanism 2 by actuation of the head moving mechanism, whereby the substrate recognition camera 10 captures an image of a recognition mark made on the substrate 3. A parts recognition camera 11, a first nozzle housing 12, and a second nozzle housing 13 are disposed along a movement pathway of the mount head 8 between the parts feed section 4 and the substrate conveyance mechanism 2. The mount head 8 that has picked up a part from the parts feed section 4 performs scanning operation by which the mount head passes through an elevated position above the parts recognition camera 11 in a predetermined direction, whereby the parts recognition camera 11 captures an image of a part retained by the corresponding mount head 8.
The pickup nozzle 14A attached to the nozzle holder 9a of the unit retaining head 9 is housed and held in numbers, in correspondence with a parts type, within the first nozzle housing 12. Pickup nozzles 14B each of which retains a lower receiving pin 22 attached to the nozzle holder 9a of the unit retaining head 9 are housed and retained in the second nozzle housing 13. The individual mount head 8 accesses the first nozzle housing 12 and the second nozzle housing 13, to thus perform nozzle replacement operation, whereby the pickup nozzles to be attached to the respective unit retaining heads 9 can be replaced in accordance with an objective and a type of target part.
By reference to (a) and (b) in
The substrate lower receiving mechanism 2c is configured so as to lift up and lower (along arrow “a”) a horizontal plate-like lower receiving base 21 by an elevation mechanism 20. The lower receiving pins 22 for supporting the substrate 3 from its downside are provided upright on a top surface of the lower receiving base 21. The individual lower receiving pin 22 is configured such that a rod-shaped portion 24 extends upward from a base 23 that comes into contact with the lower receiving base 21. A contact 24a which comes into contact with and supports the downside of the substrate 3 and a flange 24b that retains, by suction, the lower receiving pin 22 by the pickup nozzle 14B are placed on an upper end of the individual rod-shaped portion 24.
The lower receiving base 21 is configured by covering a top surface of a plate member 21b made of a non-magnetic substance, like aluminum, with a magnetic substance 21a, like a steel plate. The lower receiving pins 22 are placed at arbitrary positions on the magnetic substance 21a, in accordance with positions for receiving the downside of the substrate 3 whose downside is to be received by the lower receiving pins 22. In the arrangement for receiving a downside, by magnet members (omitted from the drawings) accommodated in respective bases 23, the lower receiving pins 22 are fixed to arbitrary positions of the lower receiving base 21 by dint of attracting magnetic force which acts between the lower receiving pins 22 and the magnetic substance 21a.
In this state, as shown in
(a) in
In a process of repeatedly performing such parts mounting operation for different types of substrates 3, the arrangement of the lower receiving pins 22 on the lower receiving base 21 is changed. The electronic parts mounting apparatus 1 described in connection with the embodiment automatically performs pin arrangement change work by utilization of the transfer function of the mount head 8. More specifically, as shown in (b) in
By reference to (a) and (b) in
(b) in
A pre-array temporary placement area A2 where the lower receiving pins 22 are temporarily placed before being arranged in the lower receiving area A1 is set, while adjoining the lower receiving area A1, along an X direction (a first direction) in the lower receiving base 21 and an edge on a side where a Y-direction coordinate value is small (i.e., on a lower-side edge in (b) in
The lower receiving pins 22 picked up from the pin storage 15 by the mount head 8 are temporarily placed in the pre-array temporary placement area A2. The mount head 8 moves the lower receiving pins 22 temporarily arrayed in the pre-array temporary placement area A2 to array positions that correspond to the positions where the downside of the target substrate 3 is to be received. Therefore, the mount head 8 and the foregoing head moving mechanism make up temporary pin storage means for temporarily storing the lower receiving pins 22 in the pre-array temporary placement area A2, as well as making up pin arranging means for arranging the lower receiving pins 22 temporarily placed in the pre-array temporary placement area A2 to the lower receiving area A1.
The pre-array temporary placement area A2 (A2*) in the embodiment doubles also as a post-return temporary placement area A3 (A3*) where the plurality of lower receiving pins 22 are returned and temporarily placed after being arranged in the lower receiving area A1 and used for receiving the downside of the substrate 3. Specifically, the post-return temporary placement area A3 is set in the lower receiving base 21 along the X direction (the first direction) and the edge on the side where the Y-direction coordinate value is small (i.e., along the lower-side edge in (b) in
The lower receiving pins 22 arranged and used in the lower receiving area A1 are moved by the mount head 8 to corresponding temporary placement positions within the post-return temporary placement area A3. Therefore, the mount head 8 and the head moving mechanism also double as returned pin temporary placing means, that temporarily places the lower receiving pins 22 in the post-return temporary placement area A3 where the plurality of lower receiving pins 22 returned after being arranged in the lower receiving area A1 are temporarily placed.
Not all of the lower receiving pins 22 temporarily placed in the pre-array temporary placement area A2 are necessarily arranged in the lower receiving area A1 and used for receiving the downside of the substrate at all times. There arise cases where some of the temporarily arranged lower receiving pins 22 become redundant depending on a substrate type. In the embodiment, there is set a pin-passing area A4 where redundant pins stay in order to avoid interfering with an actual substrate. On the occasion of arranging lower receiving pins to the lower receiving area A1, work for moving the redundant pins to the pin-passing area A4 is performed.
As shown in (b) in
By reference to (a) and (b) in
x1<x2<x3<x4<x5<x6(=x7)
y1>y3(=y5)>y6>y4>y2>y7
(b) in
In the embodiment, assignment of temporary placement positions and setting of a transfer sequence are performed before transfer of the lower receiving pins 22 in the pre-array temporary placement area A2 and return of the arranged-and-used lower receiving pins 22 from the lower receiving area A1. Assignment of the temporary placement positions corresponds to determining a correlation among the lower receiving pins 22 to be arranged at the array positions AP1 to AP7, the temporary placement positions TP4 to TP10 where the lower receiving pins 22 are temporarily placed, and the temporary placement positions TP1 to TP3 where redundant lower receiving pins 22, which are not actually used for receiving and transferred to the pin-passing area A4, are temporarily placed. The transfer sequence determines a sequence of transfer of the lower receiving pins 22. Setting assignment of temporary placement positions and the transfer sequence is intended to prevent the lower receiving pins 22, which have been arranged in the lower receiving area A1 during performance of pin transfer operation, from interfering with the lower receiving pin 22 being transferred.
By reference to
In addition to storing mount data for each substrate 3, the storage section 31 stores pin arrangement data 32, temporary placement position data 33, pre-array temporary placement position assignment data 34, and post-return temporary placement position assignment data 35. The pin arrangement data 32 are data pertinent to the array positions AP of the lower receiving pins 22 in the lower receiving area A1 shown in (a) in
The mount operation processing section 30a performs processing for controlling operation intended to mount to the substrate 3 an electronic part P picked up from the parts feed section 4 by the mount head 8. On the basis of the pin arrangement data 32 and the temporary placement position data 33, the pre-array temporary placement position assignment processing section 30b performs processing for individually assigning the plurality of lower receiving pins 22 arranged in the lower receiving area A1 to the respective temporary placement positions TP that are ordered, in the pre-array temporary placement area A2, in increasing sequence of distance from the origin O of coordinates along the X direction. A result of processing performance is stored in the storage section 31 as the pre-array temporary placement position assignment data 34. Likewise, on the basis of the pin arrangement data 32 and the temporary placement position data 33, the post-return temporary placement position assignment processing section 30c performs processing for individually assigning the plurality of lower receiving pins 22 to be returned to the respective temporary placement positions TP that are ordered, in the post-return temporary placement area A3, in increasing sequence of distance from the origin O of coordinates along the X direction. A result of processing performance is stored in the storage section 31 as the post-return temporary placement position assignment data 35.
On the basis of the pre-array temporary placement position assignment data 34, the arrangement performance processing section 30d performs processing for sequentially transferring the plurality of lower receiving pins 22 temporarily placed in the pre-array temporary placement area A2 to the corresponding array positions AP within the lower receiving area A1. The return performance processing section 30e performs processing for sequentially transferring the plurality of lower receiving pins 22 placed in the lower receiving area A1 to the respective temporary placement positions TP in the post-return temporary placement area A3.
Under control of the control section 30, a mechanism actuation section 36 actuates the head moving mechanism made up of the substrate conveyance mechanism 2, the mount head 8, the Y-axis movable table 6, and the X-axis movable tables 7. Operation for mounting electronic parts to the substrate 3 and operation for changing the arrangement of the lower receiving pins 22 in the substrate lower receiving mechanism 2c of the substrate conveyance mechanism 2 are thereby performed. A recognition processing section 37 subjects imaging results of the substrate recognition camera 10 and the parts recognition camera 11 to recognition processing. By the operation for mounting electronic parts on the substrate 3, corrections are made to positional errors detected from the recognition processing results.
By reference to (a) and (b) in
In the specific example, the pin-passing area A4 corresponding to the largest X-direction coordinate value is assigned to the temporary placement positions TP1 through TP 3 located closest to the origin O of coordinates. Next, either an array position AP6 or AP7 corresponding to the second largest X-direction coordinate value x6 or x7 (x6=x7) is assigned to the temporary placement position TP4 located closest, second to the three temporary placement positions, to the origin O of coordinates. In the embodiment, the array position AP7 that has a smaller Y-direction coordinate value is preferentially assigned to the temporary placement position TP4, and the array position AP6 is assigned to the temporary placement position TP5.
Specifically, when there are a plurality of array positions AP (the array positions AP6 and AP7 in the embodiment) having the same X-direction (first-direction) coordinate value, temporary placement positions are brought in correspondence to the array positions AP in increasing sequence of a Y-direction (second-direction) coordinate value “y” during pre-array temporary placement position assignment. Next, the array position AP5 is assigned to the temporary placement position TP6. Likewise, the array positions AP4 to AP1 ordered in decreasing sequence of X-direction coordinate value are assigned to the respective temporary placement positions TP7 to TP10 located in increasing sequence of distance from the origin O of coordinates.
The transfer performance sequence 34c is next set. In the sequence, the lower receiving pins 22 at the array positions AP ordered in decreasing sequence of X-direction coordinate value “x” are transferred in turn. Specifically, the lower receiving pins 22 at the temporary placement positions TP1 to TP3 assigned so as to be transferred to the pin-passing area A4 are first set as transfer targets (1), (2), and (3), respectively. Next, a transfer performance sequence (4) to (10) is set in such a way that the lower receiving pins 22 at the temporary placement positions TP4 to TP10 are transferred to the array positions AP7 to AP1, respectively. On the occasion of performing arrangement of the lower receiving pins 22, the arrangement performance processing section 30d performs transfer of the lower receiving pins 22 in accordance with the transfer performance sequence 34c represented by the pre-array temporary placement position assignment data 34.
By reference to (a) and (b) in
In the specific example, the pin-passing area A4 corresponding to the largest X-direction coordinate value is assigned to the temporary placement positions TP1 through TP 3 located closest to the origin O of coordinates. Next, either the array position AP6 or AP7 corresponding to the second largest X-direction coordinate value x6 or x7 (x6=x7) is assigned to the temporary placement position TP4 that is closest, second to the three temporary placement positions, to the origin O of coordinates. In the embodiment, the array position AP7 that has a smaller Y-direction coordinate value is preferentially assigned to the temporary placement position TP4, and the array position AP6 is assigned to the temporary placement position TP5.
Specifically, when there are a plurality of array positions AP (the array positions AP6 and AP7 in the embodiment) having the same X-direction (first-direction) coordinate value, temporary placement positions are brought in correspondence to the array positions AP in increasing sequence of a Y-direction (second-direction) coordinate value “y” during pre-array temporary placement position assignment. Next, the array position AP5 is assigned to the temporary placement position TP6. Likewise, the array positions AP4 to AP1 ordered in decreasing sequence of X-direction coordinate value are assigned to the respective temporary placement positions TP7 to TP10 located in increasing order of distance from the origin O of coordinates.
The transfer performance sequence 35c is next set. In the sequence, the lower receiving pins 22 at the array positions AP ordered in increasing sequence of X-direction coordinate value “x” are transferred in turn. Specifically, a transfer performance sequence (1) to (7) is first set in such a way that the lower receiving pins 22 at the array positions AP1 to AP7 ordered in increasing sequence of X-direction coordinate value are transferred in turn to the temporary placement positions TP10 to TP4 located in decreasing sequence of distance from the origin O of coordinates. Next, a transfer performance sequence (8) to (10) is set in such a way that the lower receiving pins 22 in the pin-passing area A4 are transferred to the temporary placement positions TP3 to TP1, respectively. On the occasion of performing operation for returning the lower receiving pins 22, the return performance processing section 30e performs transfer of the lower receiving pins 22 in accordance with the transfer performance sequence 35c represented by the post-return temporary placement position assignment data 35.
By reference to (a) to (c) in
First, prior to performance of the above work operation, the pre-array temporary placement position assignment processing section 30b generates the pre-array temporary placement position assignment data 34 shown in (a) in
Subsequently, as prearrangement for pin arrangement operation, a required number of lower receiving pins 22 in the pin storage 15 shown in
Subsequently, by reference to the pre-array temporary placement position assignment data 34, the arrangement performance processing section 30d transfers the plurality of lower receiving pins 22 temporarily placed at the temporary placement positions TP10 to TP1 assigned to the pre-array temporary placement area A2, in turn to the array positions AP7 to AP1 of the lower receiving area A1 and the pin-passing area A4 by the mount head 8 (an arrangement performance step). In the arrangement performance step, the lower receiving pins 22 at the array positions AP ordered in decreasing sequence of X-direction coordinate value “x” are transferred in turn.
Specifically, as shown in (a) in
By reference to (b) in
First, reference symbol (b-1 ) in (b) in
Specifically, when an X-direction coordinate value xa of the array position AP is larger than an X-direction coordinate value xt of the temporary placement position TP by a predetermined margin value Lm shown in (c) in
As shown in (c) in
Next, reference symbol (b-2) in (b) in
Specifically, when the X-direction coordinate value xa of the array position AP is smaller than a limit value determined by adding a predetermined margin value Lm to the X-direction coordinate value xt of the temporary placement position TP (xa<xt+Lm), the advanced transfer operations M1 and M2 are performed prior to the final transfer operation ME by the individual transfer operation M targeted for the lower receiving pin 22. Since the pre-array temporary placement area A2 is set beneath the lower receiving area A1, the advanced transfer operation M1 comes to be the second positive transfer operation MY(+). The advanced transfer operation M2 that has been performed before the advanced transfer operation M1 comes to be the first negative transfer operation MX(−). When the pre-array temporary placement area A2 is set above the lower receiving area A1, the advanced transfer operation M1 comes to be the second negative transfer operation MY(−).
Subsequently, parts mounting operation is carried out while the downside of the substrate 3 is received by the plurality of lower receiving pins 22 arranged in conformance with the pin arrangement. If production of a predetermined number of lots is completed, return operation for transferring the lower receiving pins 22 arranged in the lower receiving area A1 to the post-return temporary placement area A3 is performed in order to change the current pin arrangement to another pin arrangement appropriate for a new substrate 3.
More specifically, the return performance processing section 30e transfers in turn, by reference to the post-return temporary placement position assignment data 35, the plurality of lower receiving pins 22 arranged in the lower receiving area A1 to the temporary placement positions TP assigned to the post-return temporary placement area A3 (a return performance step). In the return performance step, the lower receiving pins 22 at the array positions AP ordered in increasing sequence of X-direction coordinate value “x” are transferred in turn.
As shown in (a) in
Next, by reference to (b) in
First, reference symbol (b-1) in (b) in
Specifically, when an X-direction coordinate value xa of the array position AP is larger than the X-direction coordinate value xt of the temporary placement position TP by a predetermined margin value Lm described in connection with (c) in
By setting the operation pattern in consideration of such a margin value Lm, when transferred from the lower receiving area A1 to the pre-array temporary placement area A2 by the second negative transfer operation MY(−), the lower receiving pin 22 does not interfere with the lower receiving pins 22 already arranged. Specifically, the lower receiving pins 22 at the array positions AP ordered in increasing sequence of X-direction coordinate value “x” are transferred in turn in the embodiment. Therefore, the existing lower receiving pins 22 have already been transferred and are not present in the lower receiving area A1 on the part of the origin of coordinates except the lower receiving pin 22 that is a target of transfer in the individual transfer operation. Consequently, occurrence of interference with all of the existing lower receiving pins 22 can be thoroughly prevented, so long as the operation pattern is set so as to prevent occurrence of interference with the lower receiving pin 22 that is a target of transfer.
Next, reference symbol (b-2) in (b) in
Specifically, when the X-direction coordinate value xa of the array position AP is smaller than the limit value determined by adding the predetermined margin value Lm to the X-direction coordinate value xt of the temporary placement position TP (xa<xt+Lm), the succeeding transfer operations M*1 and M*2 are performed subsequently to the transfer initiation operation MS by the individual transfer operation targeted for the lower receiving pin 22. Since the post-return temporary placement area A3 is set beneath the lower receiving area A1, the succeeding transfer operation M*1 comes to be the second negative transfer operation MY(−). The succeeding transfer operation M*2 that is performed subsequently to the succeeding transfer operation M*1 comes to be the first positive transfer operation MX(+). When the post-return temporary placement area A3 is set above the lower receiving area A1, the succeeding transfer operation M*1 comes to be the second positive transfer operation MY(+).
As descried above, under the lower receiving pin arrangement method and the lower receiving pin return method described in connection with the embodiment, the pre-array temporary placement area A2 where the plurality of lower receiving pins 22 are temporarily placed before being arranged and the post-return temporary placement area A3 where the plurality of returned lower receiving pins 22 are temporarily placed are set, along with the lower receiving area A1 where the lower receiving pins 22 are to be arranged at arbitrary positions, in the lower receiving base 21 of the substrate lower receiving mechanism 2c. The temporary placement positions TP for the lower receiving pins 22 in the pre-array temporary placement area A2 and the post-return temporary placement area A3 are previously assigned in consideration of the requirements for preventing occurrence of interference between pins, which would otherwise be caused in the middle of transfer of the lower receiving pin 22, according to the array positions AP of the lower receiving pins 22 in the lower receiving area A1.
Specifically, the final transfer operation ME in which the lower receiving pin 22 reaches the array position AP by the individual transfer operation M intended for transferring in turn the lower receiving pins 22 at the array positions AP ordered in decreasing sequence of first-direction coordinate value “x” is implemented, as the first positive transfer operation MX(+) in which transfer is carried out in the positive direction along the first direction, in the arrangement performance step of transferring the lower receiving pin 22 from the pre-array temporary placement area A2 which is set in the lower receiving base 21 along the first direction and where the plurality of lower receiving pins 22 are temporarily placed before arranged to thereby arrange the thus-transferred lower receiving pin 22 at the array position AP in the lower receiving area A1. Further, the transfer initiation operation MS for transferring the lower receiving pin 22 from the array position AP by the individual transfer operation M intended for transferring in turn the lower receiving pins 22 at the array positions AP ordered in decreasing sequence of first-direction coordinate value “x” is taken, as the first negative transfer operation MX(−) for transferring the lower receiving pin 22 toward the negative side along the first direction, in the return performance step of transferring in turn the plurality of lower receiving pins 22 arranged at the array positions AP in the lower receiving base 21 to the post-return temporary placement area A3.
Interference of lower receiving pins during transfer, which would otherwise occur in the arrangement performance step of arranging the lower receiving pin 22 to the lower receiving area A1 and the return performance step of returning the lower receiving pin 22 from the lower receiving area A1, can be effectively prevented. In particular, under the technique for arranging the lower receiving pins 22 at arbitrary positions in the lower receiving base 21, even when interference is likely to occur during transfer of a pin as a result of spacing between pins having become narrow, occurrence of interference of pins, which would otherwise occur during transfer, can be prevented without fail by appropriately setting a transfer path and sequence of the lower receiving pins 22.
In the related art, there are inconveniences attributable to a pin transfer mode adopted to prevent interference between lower receiving pins, i.e., setting an elevation stroke employed for transferring a pin to a height of the lower receiving pin or more. For instance, excessive setting of a transfer head stroke incurs an increase in equipment cost. Further, a tact loss is caused by a delay in operation time associated with an increase in elevation stroke. These problems are prevented, and work for arranging and returning the lower receiving pins 22 can be made efficient.
The patent application is based on Japanese Patent Application (JP-2012-020567) filed on Feb. 2, 2012, the subject matter of which is incorporated herein by reference in its entirety.
The lower receiving pin arrangement method and the lower receiving pin return method of the present invention yield an advantage of the ability to make work for arranging and returning the lower receiving pin efficient and are useful in an electronic parts mounting field in which electronic parts are mounted on a substrate whose downside is supported by a plurality of lower receiving pins.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2012-020567 | Feb 2012 | JP | national |
| Filing Document | Filing Date | Country | Kind | 371c Date |
|---|---|---|---|---|
| PCT/JP2012/005762 | 9/11/2012 | WO | 00 | 6/21/2013 |
| Publishing Document | Publishing Date | Country | Kind |
|---|---|---|---|
| WO2013/114478 | 8/8/2013 | WO | A |
| Number | Name | Date | Kind |
|---|---|---|---|
| 4951383 | Amao | Aug 1990 | A |
| 5218753 | Suzuki | Jun 1993 | A |
| 5794329 | Rossmeisl | Aug 1998 | A |
| 5932065 | Mitchell | Aug 1999 | A |
| 6212751 | Hattori | Apr 2001 | B1 |
| 6352073 | Kurosawa | Mar 2002 | B1 |
| 6635308 | Forrest | Oct 2003 | B1 |
| 6651316 | Isogai | Nov 2003 | B2 |
| 6655671 | Iwaki | Dec 2003 | B2 |
| 6945151 | Tripard | Sep 2005 | B1 |
| 7089655 | Isogai | Aug 2006 | B2 |
| 7447045 | Ikeya | Nov 2008 | B2 |
| 20020021953 | Isogai | Feb 2002 | A1 |
| 20100262276 | Sumi | Oct 2010 | A1 |
| 20110268346 | Ito et al. | Nov 2011 | A1 |
| Number | Date | Country |
|---|---|---|
| 1922949 | Feb 2007 | CN |
| 101836524 | Sep 2010 | CN |
| 102238862 | Nov 2011 | CN |
| 2002-026597 | Jan 2002 | JP |
| 2002-57498 | Feb 2002 | JP |
| 2004-335973 | Nov 2004 | JP |
| 2009-032825 | Feb 2009 | JP |
| 2011-009470 | Jan 2011 | JP |
| 2011-014627 | Jan 2011 | JP |
| Entry |
|---|
| International Search Report for PCT/JP2012/005762 dated Oct. 23, 2012. |
| Office Action for Chinese Application No. 201280005487.1 dated Dec. 3, 2015. |
| Number | Date | Country | |
|---|---|---|---|
| 20140201998 A1 | Jul 2014 | US |
