Aho et al., "Compiler Principles, Techniques, and Tools", Addison-Wesley, pp. 1-19, Mar. 1988. |
Bolychevsky et al., "Dynamic Scheduling in RISC Architectures", IEEE, pp. 309-317, Sep. 1996. |
Quammen et al., "A RISC Architecture for Multitasking", IEEE, pp. 230-237, 1988. |
Bunda et al., "16-bit vs 32-bit Instructions for Pipelined Microprocessors", ACM, pp. 237-246, 1993. |
Huang et al., "Hardware/Software Resolution of Pipeline Hazards in Pipeline Synthesis of Instruction Set Processors", ACM, pp. 594-599, 1993. |
Miller et al., "A Model for Dataflow based vector execution", ACM, pp. 11-22, 1994. |