Francis, R.J.; Rose, J.; Chung, K.; “Chortle: a technology mapping program for lookup table-based field programmable gate arrays Design Automation Conference”, 1990. Proceedings. 27th ACM/IEEE, Jun. 24-28, 1990 pp.: 613-619.* |
Wilton, S.J.E.; “Heterogeneous technology mapping for area reduction in FPGAs with embedded memory arrays Computer-Aided Design of Integrated Circuits and Systems”, IEEE Transactions on , vol.: 19, Issue: 1 , Jan. 2000 pp.: 56-68.* |
R. A. Bergamaschi,“Automatic Synthesis and Technology Mapping of Combinational Logic” IEEE 1988, pp. 466-469.* |
Fujiwara, H.; “Enhancing random-pattern coverage of programmable logic arrays via masking technique Computer-Aided Design of Integrated Circuits and Systems”, IEEE Transactions on , vol.: 8 , Issue: 9 , Sep. 1989 pp.: 1022-1025.* |
Hanyu, T. et al.; “Multiple-valued mask-programmable logic array using one-transistor universal-literal circuits Multiple-Valued Logic”, 2001. Proceedings. 31st IEEE International Symposium on , May 22-24, 2001 pp.: 167-172* |
Xilinx, HardWire Data Book, “XC3300 Family HardWire Logic Cell Arrays,” Preliminary Product Specification, 1991. |
Xilinx, HardWire Data Book, pp. 1-1 through 2-28, 1994. |