Memory Access Control Performing Efficient Access

Abstract

A memory access control system includes a plurality of operators, a first memory, and a second memory. The plurality of operators are configured to execute different arithmetic operations. The first memory has a shared region accessible from the plurality of operators. The second memory is configured to cause any one of the plurality of operators to access. One of the operators is configured to access the second memory to load required data and execute a process concurrently with loading data required for a separate other process to cause the first memory to hold the data required for the separate other process.

Description

CROSS-REFERENCE TO RELATED APPLICATION

This application is based upon, and claims the benefit of priority from, corresponding Japanese Patent Application No. 2013-093014 filed in the Japan Patent Office on Apr. 25, 2013, the entire contents of which are incorporated herein by reference.

BACKGROUND

Unless otherwise indicated herein, the description in this section is not prior art to the claims in this application and is not admitted to be prior art by inclusion in this section.

Some typical electronic devices include a multi-core processor with a plurality of cores (operator) ensuring parallel process. The multi-core processor is widely applied not only to an information processing apparatus such as a personal computer but also to an image forming apparatus such as a copying machine, a printer, and a multi-functional peripheral including a copying machine and a printer.

The typical image forming apparatus includes a panel display unit that executes an operation such as display of an operating state. A panel controller system for the control and a main controller system for controlling image formation are assigned to different cores in the multi-core processor.

In this typical image forming apparatus, access to a memory is similarly configured as a single-core processor.

For example, data used in the panel controller system and the main controller system are held in one flash memory. A plurality of cores access the flash memory via one memory controller.

In this case, from the aspect of processing efficiency, an exclusive control is required in access from the plurality of cores to the flash memory.

However, when accessing one flash memory via one memory controller, the plurality of cores cannot simultaneously access the flash memory. Therefore, an ordinary exclusive control cannot be applied as it is.

To solve this problem, there is one technique where an exclusive control among a plurality of CPUs needs not to be considered when executing deletion operation of a non-volatile memory by simple control.

However, this technique requires a plurality of flash memories and a plurality of memory controllers; therefore, there are problems of cost increase and complication of structure.

SUMMARY

A memory access control system according to an embodiment of the present disclosure includes a plurality of operators, a first memory, and a second memory. The plurality of operators are configured to execute different arithmetic operations. The first memory has a shared region accessible from the plurality of operators. The second memory is configured to cause any one of the plurality of operators to access. One of the operators is configured to access the second memory to load required data and execute a process concurrently with loading data required for a separate other process to cause the first memory to hold the data required for the separate other process.

These as well as other aspects, advantages, and alternatives will become apparent to those of ordinary skill in the art by reading the following detailed description with reference where appropriate to the accompanying drawings. Further, it should be understood that the description provided in this summary section and elsewhere in this document is intended to illustrate the claimed subject matter by way of example and not by way of limitation.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic diagram illustrating a block configuration of an image forming apparatus according to a first embodiment;

FIG. 2 is a schematic diagram illustrating a block configuration of a memory access control system applied to the image forming apparatus according to the first embodiment;

FIG. 3 is a schematic diagram illustrating a concept of loading a panel application program by the memory access control system according to the first embodiment;

FIG. 4 is a schematic diagram illustrating a concept of loading data by the memory access control system according to the first embodiment;

FIG. 5 is a sequence diagram illustrating a boot process by the memory access control system according to the first embodiment;

FIG. 6 is a sequence diagram illustrating a boot process by the memory access control system according to a modification of the first embodiment;

FIG. 7 is a schematic diagram illustrating a block configuration of the memory access control system applied to the image forming apparatus according to a second embodiment;

FIG. 8 is a schematic diagram illustrating a concept of relationship between a first core, a second core, and a RAM in the memory access control system according to the second embodiment;

FIG. 9 is a schematic diagram illustrating a concept of a memory exclusive control in the memory access control system according to the second embodiment; and

FIG. 10 is a flowchart of the memory exclusive control in the memory access control system according to the second embodiment.

DETAILED DESCRIPTION

Example apparatuses are described herein. Other example embodiments or features may further be utilized, and other changes may be made, without departing from the spirit or scope of the subject matter presented herein. In the following detailed description, reference is made to the accompanying drawings, which form a part thereof.

The example embodiments described herein are not meant to be limiting. It will be readily understood that the aspects of the present disclosure, as generally described herein, and illustrated in the drawings, can be arranged, substituted, combined, separated, and designed in a wide variety of different configurations, all of which are explicitly contemplated herein.

An object of ensuring processing efficiency while reducing an increase of the number of memories even without taking the exclusive control into consideration is achieved by the following method. One of a plurality of operators accesses an accessible second memory, loads required data during the access, and executes a process. One of the operators also loads data required for a separate other process and causes a first memory to hold the data.

First Embodiment

Image Forming Apparatus

FIG. 1 is a schematic diagram illustrating a block configuration of an image forming apparatus. An image forming apparatus 1 in FIG. 1 is, for example, a copying machine, a printer, or a multi-functional peripheral including a copying machine and a printer. The image forming apparatus 1 includes an image forming unit 3 and a panel display unit 5. The image forming unit 3 forms an image on a paper sheet based on input data. The panel display unit 5 is configured with a touch panel type liquid crystal screen or a similar screen. The panel display unit 5 displays an operation input to the image forming apparatus 1 and display of an operating state of the image forming apparatus 1.

This image forming apparatus 1 includes a main control unit 7, a main storage unit 9, a device control unit 11, or a similar unit. The image forming unit 3 and the panel display unit 5 are controlled in parallel.

The main control unit 7 is, for example, configured as a System-on-a-chip (SoC). The main control unit 7 includes a processor 13, an expansion bus controller 15, a local bus controller 17, and a RAM controller 19 on the same semiconductor chip. Each unit is connected with a system bus 21.

The processor 13 is configured with a multi-core processor. The processor 13 includes a first core 23 and a second core 25 as a plurality of operators. The first core 23 configures a panel controller system, which controls the panel display unit 5, by execution of a program. The second core 25 configures a main controller system, which mainly controls the image forming unit 3, by execution of a program.

The expansion bus controller 15 is a Peripheral Component Interconnect Express (PCIe) controller. The expansion bus controller 15 configures a root complex to the device control unit 11 and inputs and outputs data.

The local bus controller 17 is a controller for controlling a local bus and includes a NAND controller 27. The NAND controller 27 is a NAND type memory controller that reads/write data from/to a NAND flash 29.

The RAM controller 19 is configured with a Double-Data-Rate Synchronous Dynamic Random Access Memory (DDR-SDRAM) controller. The RAM controller 19 is a memory controller for DDR-SDRAM that inputs and outputs data to/from a Read only Memory (RAM) 31.

The main storage unit 9 includes the NAND flash 29, which is a first memory, and a RAM 31, which is a second memory.

The NAND flash 29 is a NAND type flash memory. The NAND flash 29 holds programs for various types of controls of the image forming apparatus 1 or a similar program. To this NAND flash 29, only a single core is accessible via the NAND controller 27. That is, a plurality of cores cannot access the NAND flash 29 simultaneously.

The NAND flash 29 holds a boot loader for startup, a panel controller operating system (hereinafter referred to as a “panel controller OS”), panel application program, a main controller operating system (hereinafter referred to as a “main controller OS”), main application program, and a similar program as programs for panel controller system and main controller system.

The RAM 31 is configured with DDR-SDRAM. The RAM 31 is used as a work area or a similar area for temporarily storing programs and various data.

The device control unit 11 is configured as an Application Specific Integrated Circuit (ASIC). The device control unit 11 includes an extension bus interface 33, a panel controller 35, and a video controller 37.

The extension bus interface 33 is a PCIe bus interface. The extension bus interface 33 inputs and outputs data serving as an end point for the expansion bus controller 15 at the main control unit 7 side.

The panel controller 35 executes an actual control on the panel display unit 5 based on input data by control by the panel controller system. The video controller 37 executes an actual control on the image forming unit 3 based on input data by control by the main controller system.

Thus, with the image forming apparatus 1 of this embodiment, the first core 23 and the second core 25 respectively configure the panel controller system and the main controller system. This ensures controlling the panel display unit 5 and the image forming unit 3 in parallel.

Memory Access Control System

FIG. 2 is a schematic diagram illustrating a block configuration of the memory access control system applied to the image forming apparatus in FIG. 1. A memory access control system 39 in FIG. 2 executes a memory access control of the first core 23 and the second core 25 to the NAND flash 29 in the main storage unit 9 in the above-described parallel control and boot process at system start. This embodiment describes a memory access control in the boot process.

The first core 23 configures a panel controller system 43 as described above. The first core 23 causes various types of panel application programs 45 required for controlling the panel display unit 5 to be operated on a panel controller OS 47. This panel controller OS 47 includes a device driver 49 that controls the NAND flash 29.

The second core 25 configures a main controller system 51 as described above. The second core 25 causes various types of main application programs 53 required for controlling the image forming unit 3 to be operated on a main controller OS 55. Similarly to the panel controller OS 47, the main controller OS 55 also includes a device driver 57 that controls the NAND flash 29.

These panel controller OS 47 and main controller OS 55 are started during the boot process by a boot loader 69 at the system start of the image forming apparatus 1.

The boot loader 69 is configured by executing a program in the NAND flash 29 or a similar memory by the first core 23. The boot loader 69 includes a device driver 71 that controls the NAND flash 29.

Via the device driver 71, the boot loader 69 reads a panel startup program and a main startup program respectively required for starting the panel controller OS 47 and the main controller OS 55 from the NAND flash 29 on the RAM 31. At this time, the boot loader 69 also loads the panel application program 45 on the RAM 31 together with the panel startup program. The schematic diagram of a concept of loading the panel application program 45 is illustrated in FIG. 3.

The panel startup program is a panel kernel program, a panel device tree program, and a similar program as a part of a panel controller OS. The main startup program is a main kernel program, a main device tree program, and a similar program as a part of a main controller OS (see FIG. 5).

The boot loader 69 causes the first core 23 to start the panel controller OS 47 with the loaded panel startup program. The boot loader 69 causes the second core 25 to start the main controller OS 55 with the loaded main startup program.

As this startup, the first core 23 initializes the panel controller OS 47, and then loads the panel application program 45, while the second core 25 initializes the main controller OS 55, and then loads the main application program 53. The panel application program 45 is read from the RAM 31 while the main application program 53 is read from the NAND flash 29.

FIG. 4 is a schematic diagram illustrating a concept of loading data from the RAM and the NAND flash. The first core 23 includes the device driver 49 for the RAM 31 by the started panel controller OS 47. The first core 23 employs the RAM 31 as a RAM disk for the panel application program 45.

Specifically, the first core 23 loads the panel application program 45 in the RAM 31 onto a panel OSHeap 73 in the same RAM 31 through control of the device driver 49 and executes the panel application program 45. This ensures omitting access to the NAND flash 29 in loading of the panel application program 45.

That is, this eliminates the NAND access by a demand-paging at the panel controller OS 47, thus preventing the NAND-exclusive waiting from occurring at the main controller OS 55.

Consequently, in this embodiment, the panel application program 45 is loaded concurrently with initialization of the main controller OS 55 in the second core 25 (see FIG. 5).

The second core 25 includes the device driver 57 for the NAND flash 29 by the started main controller OS 55. The second core 25 accesses the NAND flash 29, loads data required for processing the main application program 53 or similar data to a main OSHeap 75 on the RAM 31 and executes the software.

FIG. 5 is a sequence diagram illustrating a boot process by the boot loader in FIG. 2. As illustrated in FIG. 5, the boot loader 69 executed on the first core 23 sequentially loads the main kernel program, which is a main startup program, first and then the main device tree program (SQ1 and SQ2).

Next, as described in FIG. 3, the boot loader 69 reads and holds the panel application program 45 on the RAM 31 (SQ3).

Next, the boot loader 69 sequentially loads the panel kernel program, which is a panel startup program, and then the panel device tree program (SQ4 and SQ5).

Thus, the loading of the main startup program and the panel startup program is completed. Then, the boot loader 69 causes the main controller OS 55 to start on the second core 25, jumps to the panel controller OS 47, and causes the panel controller OS 47 to start on a first core 23A (SQ6 and SQ7).

Accordingly, the first core 23 initializes the panel controller OS 47, and the second core 25 initializes the main controller OS 55 (SQ8 and SQ9).

After initialization of the panel controller 35, as described above, in parallel with the initialization of the main controller OS 55, the first core 23 loads the panel application program 45 in the RAM 31 onto the panel OSHeap 73 in the RAM 31 and executes the panel application program 45 (see FIG. 4).

On the other hand, the second core 25 accesses the NAND flash 29 after initialization of the main controller OS 55 as described above, loads data required for processing the main application program 53 or similar application programs on the RAM 31 and executes the application programs (SQ10 and see FIG. 4).

Effects of the First Embodiment

The memory access control system 39 of this embodiment includes the first core 23, the second core 25, the RAM 31, and the NAND flash 29. The first core 23 and the second core 25 ensure executing different arithmetic operations. The RAM 31 has the shared region 63 accessible from the first core 23 and the second core 25. Any one of the first core 23 and the second core 25 can access the NAND flash 29. In the memory access control system 39, the first core 23 accesses the NAND flash 29, loads required data (a panel startup program), executes a process, loads data required for a separate other process, and causes the RAM 31 to hold the data (the panel application program 45).

In view of this, in this embodiment, while the second core 25 is accessing the NAND flash 29, the first core 23 can execute a process with the data held in the RAM 31.

As a result, in this embodiment, even without taking the exclusive control into consideration, the NAND flash 29 can be efficiently used and waiting time of each core or similar time can be reduced, thus achieving processing efficiency while reducing an increase of the number of memories.

In the memory access control system 39 of this embodiment, the first core 23A functions as the boot loader 69 and accesses the NAND flash 29. The first core 23A loads the panel side and the main startup programs required for the panel controller OS 47 and the main controller OS 55 and executes the starting process. Additionally, the first core 23A loads the panel application program 45 required for a process separated from the starting process and causes the RAM 31 to hold the panel application program 45.

In view of this, in this embodiment, the NAND flash 29 can be efficiently used and waiting time of each core can be reduced also at the starting processes of the panel controller OS 47 and main controller OS 55. This achieves processing efficiency while reducing an increase of the number of memories. Consequently, this also provides an effect of shortening startup time.

In particular, in this embodiment, the panel application program 45 can be read from the RAM 31 concurrently with initialization of the main controller OS 55 by the second core 25. This reliably ensures efficient use of the NAND flash 29, reduction in waiting time of each core or similar time, and shortening of the startup time more.

Modification

The sequence in FIG. 5 can be changed as shown in FIG. 6. FIG. 6 is a sequence diagram illustrating a boot process by a boot loader according to a modification.

In this modification, as shown in FIG. 6, the main controller OS 55 is initialized concurrently with the loading of the panel application program 45 and the panel startup program.

That is, after sequentially reading the main kernel program, which is a main startup program, and a main device tree program (SQ1 and SQ2), the main controller OS 55 is started (SQ6).

When the main controller OS 55 is initialized on the second core 25 (SQ9), concurrently with this, the panel application program 45 and the panel startup program are read (SQ3 to SQ5).

In initialization of the main controller OS 55, since many initialization processes of the kernel and each device driver are executed, there is much non-access time during which the NAND flash 29 is not accessed.

Using the non-access time, the boot loader 69 on the first core 23 can efficiently read the panel application program 45 and the panel startup program from the NAND flash 29.

Thus, the initialization of the main controller OS 55 is completed. Then, the second core 25 reads the main application program 53 (SQ10). On the other hand, the first core 23 jumps to the panel controller OS 47, causes the panel controller OS 47 to start (SQ7), and initializes the panel controller OS 47 (SQ8).

In the modification, the first core 23 causes the boot loader 69 to sequentially read the startup programs for the main controller OS 55 and the panel controller OS 47 and to execute the starting process. The second core 25 executes the starting process of the main controller OS 55 at least concurrently with the loading of the startup program for the panel controller OS 47 by the first core 23.

Accordingly, compared with the case where the OSes 47 and 55 for both the main and the panel are started after the all programs are read, time loss caused by waiting for starting the main controller OS 55 can be eliminated.

That is, in the modification, using the time of starting process of the main controller OS 55, in particular, the non-access time for initialization, the boot loader 69 on the first core 23 can efficiently read the panel startup program from the NAND flash 29. Besides, the modification can also achieve the operations and effects similar to the above-described first embodiment.

Second Embodiment

FIG. 7 is a schematic diagram illustrating a block configuration of a memory access control system applied to the image forming apparatus according to a second embodiment. FIG. 8 is a schematic diagram illustrating a conceptual of a relationship between the first core, the second core, and the RAM in the memory access control system in FIG. 7. FIG. 9 is a schematic diagram illustrating a conceptual of a memory exclusive control in the memory access control system in FIG. 7. Here, this embodiment has a basic configuration in common with the first embodiment. Therefore, like reference numerals or the same reference numerals with A are given to corresponding configurations, and the repeated description will be omitted correspondingly.

This embodiment combinedly use the exclusive control for the access to the NAND flash 29 by the first core 23 and the second core 25. The exclusive control of this embodiment is described in the case where an exclusive control is applied to a parallel control of a panel controller system 43A and a main controller system 51A. However, the exclusive control can also be applied to the boot process of the first embodiment.

As illustrated in FIG. 7 to FIG. 9, a memory access control system 39A holds an exclusive flag 41 in a RAM 31A in a main storage unit 9A. Only one of the first core 23 and the second core 25 that obtains the exclusive flag 41 executes the exclusive control that ensures access to the NAND flash 29 in the main storage unit 9A.

The first core 23 obtains the exclusive flag 41 in the RAM 31A via a device driver 49A in a panel controller OS 47A by spin lock. The second core 25 obtains the exclusive flag 41 in the RAM 31A via a device driver 57A in a main controller OS 55A by spin lock.

In the RAM 31A, a panel OS region 59 for the panel controller OS 47A, a main OS region 61 for the main controller OS 55A, and a shared region 63 for the panel controller OS 47A and the main controller OS 55A are allocated by mapping (FIG. 7 and FIG. 8). The exclusive flag 41 is held in the shared region 63 in the RAM 31A.

When one of the first core 23 and the second core 25 obtains the exclusive flag 41, the other core cannot obtain the exclusive flag 41. Specifically, the first core 23 and the second core 25 monitor whether the exclusive flag 41 in the shared region 63 in the RAM 31A can be obtained or not. If obtainable, like the second core 25 in FIG. 9, the exclusive flag 41 is obtained. If not obtainable, like the first core 23 in FIG. 9, the first core 23 enters in a busy waiting state and continues monitoring the exclusive flag 41 while looping.

In this embodiment, the first core 23 and the second core 25 respectively have caches 65 and 67. With values in the caches 65 and 67, the respective first core 23 and the second core 25 monitor the exclusive flag 41 in the busy waiting state. In view of this, between the caches 65 and 67, and the RAM 31A, coherency is required, that is, data contents need to match. This can be achieved by flushing the caches 65 and 67, an invalidation process, or a similar process.

The exclusive flag 41 is obtained as follows. For example, after “one” is written at the moment when the exclusive flag 41 becomes “zero” by Read-Modify-Write and acquisition is ensured, writing “0” to the exclusive flag 41 opens the exclusive flag 41 or in a similar state. This exclusive flag 41 is obtained by Atomic operation (indivisible operation). From when exclusive flag information is “Read” and until being “Write”, inconsistency due to “Write” from the other core is reduced.

One of the first core 23 and the second core 25 that obtains the exclusive flag 41 can access the NAND flash 29. In the example of FIG. 9, the second core 25 that has obtained the exclusive flag 41 can access the NAND flash 29.

Memory Exclusive Control

The following describes a memory exclusive control of this embodiment with the flowchart in FIG. 10. The flowchart in FIG. 10 shows the memory exclusive control by the memory access control system in FIG. 7. For configurations of the image forming apparatus 1 and the memory access control system 39A, see FIG. 1 and FIG. 7 to FIG. 9.

First, the memory exclusive control executes “access to RAM” in Step S1. The first core 23 (the panel controller OS 47) or the second core 25 (the main controller OS 55) accesses the shared region 63 in the RAM 31A via control by the respective device driver 49A or 57A. This completes Step S1 and a process proceeds to Step S2.

In Step S2, an “exclusive flag is obtainable?” process is executed. In this process, the first core 23 or the second core 25 determines whether the exclusive flag 41 in the shared region 63 in the RAM 31A is obtainable or not.

In the example of FIG. 9, the second core 25 can obtain the exclusive flag 41 while the first core 23 cannot obtain the exclusive flag 41.

If the exclusive flag 41 is obtainable (YES), the process proceeds to Step S3. If not obtainable (NO), the process in Step S2 is repeated. If Step S2 is executed again, since the first core 23 or the second core 25 is in the busy waiting state, the first core 23 or the second core 25 continues monitoring the exclusive flag 41 on the cache 65 or 67 while looping.

In Step S3, “exclusive flag acquisition” is executed. That is, one of the first core 23 and the second core 25 obtains the exclusive flag 41 in the shared region 63 in the RAM 31A. This acquisition disables the other first core 23 or the second core 25 to obtain the exclusive flag 41.

In the example of FIG. 9, the second core 25 obtains the exclusive flag 41. Accordingly, as described in Step S2, the first core 23 cannot obtain the exclusive flag 41.

Thus, Step S3 is completed and the process proceeds to Step S4.

In Step S4, “access to NAND flash” is executed. That is, one of the first core 23 and the second core 25 that obtains the exclusive flag 41 accesses the NAND flash 29 via the NAND controller 27 (FIG. 1). Accordingly, one of the first core 23 and the second core 25 can read and write data from/to the NAND flash 29. In the example of FIG. 9, the second core 25 accesses the NAND flash 29 and reads and writes data.

Thus, Step S4 is completed and the process proceeds to Step S5.

In Step S5, “exclusive flag opening” is executed. When one of the first core 23 and the second core 25 terminates access to the NAND flash 29, the one of the first core 23 and the second core 25 releases the exclusive flag 41 in the shared region 63 in the RAM 31A. This causes the other first core 23 or second core 25 to obtain the exclusive flag 41. In the example of FIG. 9, the first core 23 in the busy waiting state now can obtain the exclusive flag 41.

Effects of Second Embodiment

In the memory access control system 39A of this embodiment, the RAM 31 holds the exclusive flag 41 in the shared region 63. If any one of the first core 23 and the second core 25 obtains the exclusive flag 41, the other core cannot obtain the exclusive flag 41. Thus, only one of the first core 23 and the second core 25 that obtains the exclusive flag 41 accesses the NAND flash 29.

Accordingly, in this embodiment, the exclusive control for the NAND flash 29 where a plurality of cores cannot simultaneously access can be executed easily and reliably. This ensures effective use of the NAND flash 29 and reduction in waiting time of each core or similar time.

The use of the exclusive control of this embodiment for the boot process of the first embodiment is advantageous in the case where the first core 23 loads and executes the panel application program 45 in the RAM 31A on the panel OSHeap 73 in the same RAM 31A as illustrated in FIG. 4 or in a similar case.

The first core 23 loads and executes the panel application program 45 in the RAM 31A without accessing the NAND flash 29. However, the first core 23 may access the NAND flash 29 and writes data in some cases.

During this writing, the first core 23 monitors the exclusive flag 41 and executes the above-described exclusive control. This ensures efficient use of the NAND flash 29, reduction in waiting time of each core or similar time, and shortening of the startup time.

The use of the exclusive control of this embodiment for the sequence in FIG. 6 of the first embodiment is advantageous in the case where the main controller OS 55 is initialized on the second core 25 (SQ9) concurrently with loading the panel application program 45 and the panel startup program onto the first core 23 (SQ3 to SQ5).

As described above, the boot loader 69 on the first core 23 reads the panel application program 45 and the panel startup program from the NAND flash 29 utilizing the non-access time to the NAND flash 29 during initialization of the main controller OS 55 on the second core 25.

In this respect, between the boot loader 69 and the main controller OS 55, the above-described exclusive control that monitors the exclusive flag 41 is executed. This ensures efficient use of the non-access time to the NAND flash 29. Therefore, this ensures efficient use of the NAND flash 29, reduction in waiting time of each core or similar time, and shortening of the startup time.

OTHERS

While the above-described embodiments employ a single multi-core processor as the processor 13, a configuration where, for example, a plurality of single-core processor and multi-core processor are combined appropriately can also be employed.

While various aspects and embodiments have been disclosed herein, other aspects and embodiments will be apparent to those skilled in the art. The various aspects and embodiments disclosed herein are for purposes of illustration and are not intended to be limiting, with the true scope and spirit being indicated by the following claims.

Claims

1. A memory access control system, comprising: a plurality of operators configured to execute different arithmetic operations;a first memory that includes a shared region accessible from the plurality of operators; anda second memory configured to cause any one of the plurality of operators to access,wherein one of the operators is configured to access the second memory to load required data and execute a process concurrently with loading data required for a separate other process to cause the first memory to hold the data required for the separate other process.

2. The memory access control system according to claim 1, wherein one of the operators is configured to execute a process according to data held in the first memory while another operator is accessing the second memory.

3. The memory access control system according to claim 1, wherein the plurality of operators includes a first operator configured to execute a boot loader and a first operating system and a second operator configured to execute a second operating system different from the first operating system, andwherein the first operator is configured to access the second memory by executing the boot loader to load a startup program for the first and the second operating systems and execute a starting process concurrently with loading an application program operating on the first operating system to cause the first memory to hold the application programs.

4. The memory access control system according to claim 3, wherein the first operator is configured to cause the boot loader to sequentially loads a startup program for the second operating system and the first operating system and execute a starting process; andwherein the second operator is configured to execute a process of starting up the second operating system in parallel with at least loading of a startup program for the first operating system by the first operator.

5. The memory access control system according to claim 1, wherein the first memory is configured to hold an exclusive flag in the shared region, if the exclusive flag being obtained by one of the operators, the exclusive flag being not possible to be obtained by another operator andwherein only one of the operators that has obtained the exclusive flag is configured to access the second memory.

6. A memory access control method, comprising: providing a plurality of operators configured to execute different arithmetic operations, a first memory that includes a shared region accessible from the plurality of operators, and a second memory configured to cause any one of the plurality of operators to access;causing one of the operators to access the second memory to load required data;executing a process concurrently with loading data required for a separate other process; andcausing the first memory to hold the data required for the separate other process.

7. The memory access control method according to claim 6, further comprising causing one of the operators to execute a process according to data held in the first memory while another operator is accessing the second memory.

8. The memory access control method according to claim 6, wherein the plurality of operators include a first operator configured to execute a boot loader and a first operating system, and a second operator configured to execute a second operating system different from the first operating system, andthe method further comprising:causing the first operator to access the second memory by executing the boot loader to load a startup program for the first and the second operating systems;executing a starting process concurrently with loading an application program operating on the first operating system; andcausing the first memory to hold the application programs.

9. The memory access control method according to claim 8, further comprising causing the first operator to cause the boot loader to sequentially load a startup program for the second operating system and the first operating system and to execute a starting process; andcausing the second operator to execute a process of starting up the second operating system in parallel with at least loading of a startup program for the first operating system by the first operator.

10. The memory access control method according to claim 6, further comprising causing the first memory to hold an exclusive flag in the shared region, if the exclusive flag being obtained by one of the operators, the exclusive flag being not possible to be obtained by another operator andcausing only one of the operators that has obtained the exclusive flag to access the second memory.

11. A non-transitory computer-readable recording medium storing a memory access control program executable by a computer including a plurality of operators configured to execute different arithmetic operations, a first memory that includes a shared region accessible from the plurality of operators, and a second memory configured to cause any one of the plurality of operators to access, the memory access control program causing: one of the operators to access the second memory to load required data and execute a process concurrently with loading data required for a separate other process to cause the first memory to hold the data required for the separate other process.

12. The non-transitory computer-readable recording medium according to claim 11, the memory access control program further causing: one of the operators to execute a process according to data held in the first memory while another operator is accessing the second memory.

13. The non-transitory computer-readable recording medium according to claim 12, wherein the plurality of operators includes a first operator configured to execute a boot loader and a first operating system and a second operator configured to execute a second operating system different from the first operating system, andthe memory access control program further causingthe first operator to access the second memory by executing the boot loader to load a startup program for the first and the second operating systems and execute a starting process concurrently with loading an application program operating on the first operating system to cause the first memory to hold the application programs.

14. The non-transitory computer-readable recording medium according to claim 13, the memory access control program further causing: the first operator to cause the boot loader to sequentially load a startup program for the second operating system and the first operating system and execute a starting process; andthe second operator to execute a process of starting up the second operating system in parallel with at least loading of a startup program for the first operating system by the first operator.

15. The non-transitory computer-readable recording medium according to claim 12, the memory access control program further causing: the first memory to hold an exclusive flag in the shared region, if the exclusive flag being obtained by one of the operators, the exclusive flag being not possible to be obtained by another operator; andonly one of the operators that has obtained the exclusive flag to access the second memory.