“Mid-Level Current Generator Circuit”, IBM Technical Disclosure Bulletin, vol. 33, No. 1B, Jun. 1, 1990, pp. 386-388. |
Bleiker, Christoph, and Melchior, Hans. “A Four-State EEPROM Using Floating-Gate Memory Cells.” IEEE Journal of Solid-State Circuits, vol. SC-22, No. 3. (Jun. 1987) : 460-463, 260-263. |
Intel Corporation. “2764A Advanced 64K (8K x 8) Production and UV Erasable PROMS.” Memory Components Handbook. (Oct. 1985) : 4.10-4.20. |
Chi, Min-hwa, and Bergemont, Albert. “Multi-level Flash/EPROM Memories: New Self-convergent Programming Methods for Low-voltage Applications.” 1995 Technical Digest-International Electron Devices Meeting. (1995) : 271-274. |
Aritome, Seiichi, et al. “A Novel Side-Wall Transfer-Transistor Cell (SWATT Cell) For Multi-Level NAND EEPROMS.” 1995 Technical Digest-International Electron Devices Meeting. (1995) : 275-278. |
Bauer, M., et al. “TA 7.7: A Multilevel-Cell 32Mb Flash Memory.” 1995 IEEE International Solid-State Circuits Conference, 1995 Digest of Technical Papers. (1995) : 132-133. |
Hemink, G.J., et al. “Fast and Accurate Programming Method for Multi-level NAND EEPROMs.” 1995 Symposium on VLSI Technology Digest of Technical Papers. (1995) : 129-130. |
Takeuchi, Ken, et al. “A Double-Level-Vth Select Gate Array Architecture for Multi-Level NAND Flash Memories.” 1995 Symposium on VLSI Circuits Digest of Technical Papers. (1995) : 69-70. |
Gotou, Hiroshi. “New Operation Mode for Stacked-Gate Flash Memory Cell.” IEEE Electron Device Letters, vol. 16, No. 3. (Mar. 1995) : 121-123. |
Jung, Tae-Sung, et al. “TP 2.1: A 3.3V 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications.” 1996 IEEE International Solid-State Circuits Conference, 1996 Digest of Technical Papers. (1996) : 32-33. |
Neale, Ron. “Will multi-level Flash memory be the way to the future?” Electronic Engineering (London), vol. 68, No. 835. (Jul. 1996) : 3 pp. |
Patton, Robert. “Flash makers taking conservative steps forward.” Japanese Press Network. (Nov. 1996) : 2 pp. |
Ohkawa, Masayoshi, et al. “TP 2.3: A 98mm2 3.3V 64Mb Flash Memory with FN-NOR Type 4-level Cell.” 1996 IEEE International Solid-State Circuits Conference, 1996 Digest of Technical Papers. (1996) : 36-37. |
Montanari, D., et al. “Multi-Level Charge Storage in Source-Side Injection Flash EEPROM.” 1996 IEEE International NonVolatile Memory Technology Conference. (1996) : 80-83. |
Atwood, Greg, et al. “Intel StrataFlash Memory Technology Overview.” Intel Technology Journal. (Fourth quarter 1997) : 1-8. |
Fazio, Al, and Bauer, Mark. “Intel StrataFlash Memory Technology Development and Implementation.” Intel Technology Journal. (Fourth quarter 1997) : 1-13. |
Intel Corporation. “Intel StrataFlash Memory Technology.” Intel Technical Paper. (Sep. 1997) : 1-13. |
Candelier, Ph., et al. “Hot Carrier Self Convergent Programming Method for Multi-Level Flash Cell Memory.” 1997 35th Annual IEEE International Reliability Physics Symposium. (1997) : 104-109. |
Intel Corporation. “Intel StrataFlash Memory Technology 32 and 64 Mbit.” Intel Advance Information. (Jan. 1998) : 1-53. |
Alberts, G.S., and Kotecha, H.N. “Multi-Bit Storage FET EAROM Cell.” IBM Technical Disclosure Bulletin, vol. 24, No. 7A. (Dec. 1981) : 3311-3314. |
Blyth, Trevor, et al. “TPM 11.7: A Non-Volatile Analog Storage Device Using EEPROM Technology.” 1991 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. (Feb. 1991) : 192-193 and 315. |
Hanyu, T., et al. “Functionally separated, multiple-valued content-addressable memory and its applications.” IEE Proceedings-Circuits Devices Systems, vol. 142, No. 3. (Jun. 1995) : 165-172. |
English abstract of “Flash Memories-Interview with Intel Corporation Representative.” Elektronik Praxis 30(10). (May 24, 1995) : 26-30. |
Tran, Hieu Van, et al. “FP 16.6: A 2.5V 256-Level Non-Volatile Analog Storage Device Using EEPROM Technology.” 1996 IEEE International Solid-State Circuits Conference. (Feb. 1996) : 270-271, 458, and 512. |
Choi, Young-Joon, et al. “A High Speed Programming Scheme for Multi-Level NAND Flash Memory.” 1996 Symposium on VLSI Circuits Digest of Technical Papers. (1996) : 170-171. |
Giridhar, Raghupathy V. “Flash Technology: Challenges and Opportunities.” Japanese Journal of Applied Physics, vol. 35 (1996), Part I, No. 12B, Review Papers. (Dec. 1996) : 6347-6350. |
Gill, Manzur. “Flash Memories: A Review.” 1996 IEEE International NonVolatile Memory Technology Conference. (1996) : 142. Abstract provided only. |
Calligaro, C., et al. “Technological and Design Constraints for Multilevel Flash Memories.” 1996 IEEE International Conference on Electronic Circuits and Systems. (1996) : 1005-1008. |
Eitan, Boaz, et al. “Multilevel Flash cells and their Trade-offs.” 1996 IEEE International Electron Devices Meeting. (1996) : 169-172. |
Yoshikawa, Kuniyoshi. “Impact of Cell Threshold Voltage Distribution in the Array of Flash Memories on Scaled and Multilevel Flash Cell Design.” 1996 Symposium on VLSI Technology Digest of Technical Papers. (1996) : 240-241. |
Hanyu, Takahiro, et al. “Non-Volatile One-Transistor-Cell CAM and Its Applications.” Methodologies for the Conception, Design, and Applications of Intelligent Systems, Proceedings of IIZUKA. (Oct. 1996) : 101-104. |
Calligaro, C., et al. “Mixed Sensing Architecture for 64Mbit 16-Level-Cell Non-Volatile Memories.” 1996 IEEE Innovative Systems in Silicon Conference. (Oct. 1996) : 133-140. |
Hanyu, Takahiro, et al. “Design of a One-Transistor-Cell Multiple-Valued CAM.” IEEE Journal of Solid-State Circuits, Brief Papers, vol. 31, No. 11. (Nov. 1996) : 1669-1674. |
Kencke, D.L., et al. “A Sixteen Level Scheme Enabling 64Mbit Flash Memory Using 16Mbit Technology.” 1996 International Electron Devices Meeting. (1996) : 937-939. |
De Graaf, C., et al. “Feasibility of Multilevel Storage in Flash EEPROM Cells.” Proceedings of the 25th European Solid State Device Research Conference. (Sep. 1995) : 213-216. |
Aritome, Seiichi, et al. “A Side-Wall Transfer-Transistor Cell (SWATT Cell) for Highly Reliable Multi-Level NAND EEPROM's.” IEEE Transactions on Electron Devices, vol. 44, No. 1. (Jan. 1997) : 145-152. |
Gotou, H. “An Experimental Confirmation of Automatic Threshold Voltage Convergence in a Flash Memory Using Alternating Word-Line Voltage Pulses.” IEEE Electron Device Letters, vol. 18, No. 10. (Oct. 1997) : 503-505. |
Kim, H.S., et al. “Fast Parallel Programming of Multi-Level NAND Flash Memory Cells Using the Booster-Line Technology.” 1997 Symposium on VLSI Technology Digest of Technical Papers. (1997) : 65-66. |
Takeuchi, Ken, et al. “A Multi-Page Cell Architecture for High-Speed Programming Multi-Level NAND Flash Memories.” 1997 Symposium on VLSI Circuits Digest of Technical Papers. (1997) : 67-68. |
Choi, Jung Dal, et al. “A Triple Polysilicon Stacked Flash Memory Cell with Wordline Self-Boosting Programming.” 1997 IEEE International Electron Devices Meeting. (1997) : 283-286. |
Shen, Shih-Jye, et al. “Novel Self-Convergent Programming Scheme for Multi-Level P-Channel Flash Memory.” 1997 IEEE International Electron Devices Meeting. (1997) : 287-290. |
Otsuka, Nobuaki, and Horowitz, Mark A. “Circuit Techniques for 1.5-V Power Supply Flash Memory.” IEEE Journal of Solid-State Circuits, vol. 32, No. 8. (Aug. 1997) : 1217-1230. |
Hanyu, Takahiro, et al. “TP 2.5: 2-Transistor-Cell 4-Valued Universal-Literal CAM for a Cellular Logic Image Processor.” 1997 IEEE International Solid-State Circuits Conference. (Feb. 1997) : 46-47 and 362. |
Eitan, Boaz. “Hot Carrier Effects in Flash.” Microelectronic Engineering, vol. 36. (Jun. 1997) : 277-284. |
Montanari, Donato, et al. “Voltage Variant Source Side Injection for Multilevel Charge Storage in Flash EEPROM.” IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part A. vol. 20, No. 2. (Jun. 1997) : 196-202. |
Calligaro, Cristiano, et al. “Comparative Analysis of Sensing Schemes for Multilevel Non-Volatile Memories.” 1997 Proceedings of the Second Annual IEEE International Conference on Innovative Systems in Silicon. (Oct. 1997) : 266-273. |
Lorenzini, Martino, et al. “A Dual Gate Flash EEPROM Cell with Two-Bit Storage Capacity.” IEEE Transactions on Components, Packaging and Manufacturing Technology, Part A. vol. 20, No. 2. (Jun. 1997) : 182-189. |
Bonner, Bruce. “New Flash Market Attracts SGS and Mitsubishi.” Dataquest, The Semiconductor DQ Monday Report, Issue 8. (Mar. 2, 1998). Dataquest Analysis provided only. |
Donoghue, Bill, et al. “A 256K HCMOS ROM Using a Four-State Cell Approach.” IEEE Journal of Solid-State Circuits, vol. SC-20, No. 2. (Apr. 1985) : 598-602. |
M. Bauer et al., A Multilevel-Cell 32Mb Flash Memory, 1995 IEEE International Solid-State Circuits Conference, Session 7, Paper TA7.7. |
John A. Bayliss et al., The Interface Processor for the 32b Computer, 1981 IEEE International Solid-State Circuits Conference, Feb. 1981, at 116-117. |
Raymond A. Heald & David A. Hodges, Multilevel Random-Access Memory Using One Transistor Per Cell, IEEE Journal of Solid-State Circuits, vol. SC-11, No. 4, Aug. 1976, at 519-528. |
David A. Rich, A Survey of Multivalued Memories, IEEE Transactions on Computers, vol. C-35, No. 2, Feb. 1986, at 99-106. |
R.S. Withers et al., Nonvolatile Analog Memory in MNOS Capacitors, IEEE Electron Device Letters, vol. EDL-1, No. 3, Mar. 1980, at 42-45. |