Memory cell arrangement, method for controlling a memory cell, memory array and electronic device

Description

TECHNICAL FIELD

Embodiments of the invention relate generally to memory cells, and in particular to a memory cell concept for small memory sizes.

BACKGROUND

One type of flash cell is the 1T-UCP Flash cell (1T=one transistor, UCP=uniform channel programming). This cell has a relatively large module area overhead independent of the memory size. Therefore, module areas are relatively large for small memory sizes. This may be relevant, for example, in certain markets where the main volume is achieved with products that have flash memory sizes in the range from about 100 kB to a few 100 kB. An additional boundary condition for these markets may be achieving a high write/erase endurance (write/erase cycle stability).

A conventional embedded flash (eFlash) cell concept optimized for low memory densities is the so-called SST ESF-1 cell shown in FIG. 15.

The flash cell 1500 shown in FIG. 15 includes a source 1502 and a drain 1503, which are formed in a substrate 1501. An insulating layer 1505 is formed on a channel region 1504 formed in the substrate 1501 between the source 1502 and the drain 1503, and on the source 1502. The flash cell 1500 is based on a split-gate concept, wherein a first polysilicon gate 1506 (“Poly 1”) is formed within the insulating layer 1505, and a second polysilicon gate 1507 (“Poly 2”) is formed on the insulating layer 1505 and partially overlaps the first polysilicon gate 1506 with the two gates 1506, 1507 being electrically insulated from one another by the insulating layer 1505.

The flash cell 1500 has the following properties: i) relatively low endurance (10 k-100 k cycles) due to the field enhanced poly/poly erase mechanism used; ii) the split-gate concept requires high overlay accuracy in lithography processes; iii) the scalability of the cell is relatively limited due to the large source underdiffusion needed.

BRIEF DESCRIPTION OF THE DRAWINGS

In the drawings, like reference characters generally refer to the same parts throughout the different views. The drawings are not necessarily to scale, emphasis instead generally being placed upon illustrating the principles of the invention. In the following description, various embodiments of the invention are described with reference to the following drawings, in which:

FIG. 1 shows a memory cell arrangement in accordance with an embodiment;

FIG. 2 shows a memory cell arrangement in accordance with another embodiment;

FIG. 3 shows a memory cell arrangement in accordance with another embodiment;

FIG. 4 shows a method for controlling a memory cell in accordance with another embodiment;

FIG. 5 shows a memory cell arrangement in accordance with another embodiment;

FIG. 6 shows an electronic device in accordance with another embodiment;

FIG. 7 shows program and erase mechanisms used for programming/erasing a memory cell in a memory cell arrangement in accordance with another embodiment;

FIG. 8A shows a table illustrating biasing voltages used for programming a memory cell in a memory cell arrangement in accordance with another embodiment;

FIG. 8B shows a table illustrating biasing voltages used for erasing a memory cell in a memory cell arrangement in accordance with another embodiment;

FIG. 9 shows an erase mechanism used for erasing a memory cell in a memory cell arrangement in accordance with another embodiment;

FIG. 10 shows an erase mechanism used for erasing a memory cell in a memory cell arrangement in accordance with another embodiment;

FIG. 11 shows an exemplary layout of a memory cell in accordance with another embodiment;

FIG. 12A shows a memory array in accordance with another embodiment;

FIG. 12B shows a memory array in accordance with another embodiment;

FIG. 13 shows a method of operating a memory array in accordance with another embodiment;

FIG. 14 shows an operating scheme for a memory array in accordance with another embodiment; and

FIG. 15 shows a conventional flash memory cell.

DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

FIG. 1 shows a memory cell arrangement 100′ in accordance with an embodiment.

The memory cell arrangement 100′ includes a substrate 101 (for example, a semiconductor substrate, e.g., a silicon substrate). In accordance with an embodiment, a first doping well 131 may be arranged within the substrate 101, as shown. The memory cell arrangement 100′ further includes at least one memory cell 100. The memory cell 100 includes a charge storing memory cell structure 110 and a select structure 120. In accordance with an embodiment, the select structure 120 may be formed as a spacer structure, as shown. The charge storing memory cell structure 110 may be arranged in or above the first doping well 131. In one or more embodiments the spacer structure may, for example, be formed by a deposition process (e.g., a conformal deposition process in accordance with one embodiment) of a material followed by an etch process (e.g., an anisotropic etch process in accordance with one embodiment) of the material.

In accordance with another embodiment, the memory cell arrangement 100′ may include at least one additional doping well arranged within the substrate 101, wherein the first doping well 131 may be arranged within the at least one additional doping well (not shown, see e.g., FIG. 2).

The memory cell arrangement 100′ further includes a control circuit 150 that is coupled with the memory cell 100 and configured to control the memory cell 100 such that the charge storing memory cell structure 110 is programmed or erased by charging or discharging the charge storing memory cell structure 110 via at least the first doping well 131. In other words, charge carriers (e.g., electrons) may be introduced into the charge storing memory cell structure 110 via the first doping well 131, thereby programming the charge storing memory cell structure 110 (or the memory cell 100), and charge carriers (e.g., electrons) stored in the charge storing memory cell structure 110 may be drained via the first doping well 131, thereby erasing the charge storing memory cell structure 110 (or the memory cell 100).

In accordance with an embodiment, the control circuit 150 may include an erase circuit (not shown, see e.g., FIG. 2). The erase circuit may be configured to provide at least one electric potential to the memory cell 100 such that charge carriers (e.g., electrons) stored in the charge storing memory cell structure 110 are drained via at least the first doping well 131. In other words, the charge storing memory cell structure 110 may be erased by discharging the charge storing memory cell structure 110 via the first doping well 131 using the erase circuit.

In accordance with another embodiment, the control circuit 150 may include a program circuit (not shown, see e.g., FIG. 2). The program circuit may be configured to provide at least one electric potential to the memory cell 100 such that charge carriers (e.g., electrons) are introduced (e.g., injected) into the charge storing memory cell structure 110 via at least the first doping well 131. In other words, the charge storing memory cell structure 110 may be programmed by charging the charge storing memory cell structure 110 via the first doping well 131 using the program circuit.

In accordance with an embodiment, the at least one additional doping well may include a single doping well, which may be referred to as a second doping well (cf. FIG. 2). In accordance with other embodiments, the at least one additional doping well may include more than one doping well, for example, two, three or more doping wells in accordance with some embodiments, wherein the individual doping wells may be referred to as second, third, fourth, fifth, etc. doping wells (cf. FIG. 3 for a structure with two additional doping wells, i.e., a second doping well and a third doping well). In principle, the at least one additional doping well may include an arbitrary number of doping wells.

In accordance with an embodiment, the first doping well 131 may be doped with doping atoms of a first conductivity type.

In accordance with an embodiment, the memory cell 100 may include a first source/drain region 102 and a second source/drain region 103 formed in the first well region 131, and a channel region 104 formed between the first source/drain region 102 and the second source/drain region 103 in the first well region 131. The first source/drain region 102 may be proximate to the select structure 120 while the second source/drain region 103 may be distant from the select structure 120.

In accordance with an embodiment, the charge storing memory cell structure 110 and the select structure 120 may be formed next to one another and above the channel region 104, wherein the charge storing memory cell structure 110 and the select structure 120 may be electrically insulated from one another (for example, by means of one or more insulating or dielectric layers) and may be electrically insulated from the substrate 101 (for example, by means of one or more insulating or dielectric layers).

In accordance with an embodiment, the first source/drain region 102 and the second source/drain region 103 may be doped with doping atoms of a second conductivity type that is different from the first conductivity type.

In accordance with an embodiment, the first conductivity type may be a p-type conductivity type, and the second conductivity type may be an n-type conductivity type. In other words, in accordance with this embodiment, the first doping well 131 may be p-doped and the source/drain regions 102, 103 may be n-doped (e.g., n+ doped in one embodiment).

In accordance with one embodiment, the control circuit 150 (e.g., an erase circuit of the control circuit in accordance with an embodiment) may be configured to control the memory cell 100 such that the charge storing memory cell structure 110 is erased such that the charge carriers (e.g., electrons) stored in the charge storing memory cell structure 110 are drained via the first doping well 131 and/or via the at least one additional doping well and/or via the substrate 101.

In accordance with another embodiment, the control circuit (e.g., the erase circuit in accordance with an embodiment) may be configured to control the memory cell 100 such that the charge storing memory cell structure 110 is erased according to Fowler-Nordheim erase. In other words, the charge storing memory cell structure 110 may be erased by a Fowler-Nordheim (FN) tunneling erase mechanism, e.g., by FN electron tunneling. To put it in still other words, the control circuit 150 (e.g., the erase circuit) may be configured to control the memory cell 100 such that the charge storing memory cell structure 110 is erased according to Fowler-Nordheim erase via the first doping well 131.

In accordance with another embodiment, the charge storing memory cell structure 110 may be a non-volatile charge storing memory cell structure.

In accordance with one embodiment, the charge storing memory cell structure 110 may be a floating gate memory cell structure. In this case, the charge storing memory cell structure 110 may include a layer stack including a first layer 111, which may be configured as a floating gate (e.g., as a polysilicon floating gate) and arranged at least partially above the channel region 104, and a second layer 112, which may be configured as a control gate and may be arranged at least partially above the floating gate. Alternatively, the second layer 112 may be configured as a wordline (WL). The second layer (e.g., the control gate) may be electrically insulated from the first layer 111 (e.g., the floating gate) by means of one or more insulating or dielectric layers.

In accordance with another embodiment, the charge storing memory cell structure 110 may be a charge trapping memory cell structure. In this case, the charge storing memory cell stucture 110 may include a layer stack including a first layer 111, which may be configured as a charge trapping layer (e.g., as an oxide-nitride-oxide (ONO) layer stack) and arranged at least partially above the channel region 104, and a second layer 112, which may be configured as a control gate and may be arranged at least partially above the charge trapping layer. Alternatively, the second layer 112 may be configured as a wordline (WL).

In accordance with one embodiment, the memory cell 100 may be configured as a flash memory cell, e.g., as an embedded flash memory cell.

In accordance with another embodiment, the control circuit 150 (e.g., a program circuit of the control circuit, in accordance with an embodiment) may be configured to control the memory cell 100 such that the charge storing memory cell structure 110 is programmed using a source side injection (SSI) mechanism.

In accordance with another embodiment, the memory cell arrangement 100′ may further include a first wordline structure that may be coupled with the memory cell 100 and the control circuit 150, and a second wordline structure that may be coupled with another memory cell including another charge storing memory cell structure. The control circuit 150 (e.g., an erase circuit of the control circuit in accordance with an embodiment) may be configured to provide a wordline inhibit voltage to the second wordline and thereby to the other charge storing memory cell structure when erasing the charge storing memory cell structure 110 of the memory cell 100.

In accordance with another embodiment, the wordline inhibit voltage may be substantially equal to a voltage provided to the substrate 101 and/or to the first doping well 131 and/or to the at least one additional doping well.

In accordance with another embodiment, the wordline inhibit voltage may be lower than a voltage provided to the substrate 101 and/or to the first doping well 131 and/or to the at least one additional doping well.

In accordance with one embodiment, the select structure 120 may include a select gate 121 that may be configured as a spacer and laterally disposed from a sidewall of the charge storing memory cell structure 110, as shown. In other words, the select gate 121 may be formed as a sidewall spacer over a sidewall of the charge storing memory cell structure 110. The select gate 121 may also be referred to as a spacer select gate.

FIG. 2 shows a memory cell arrangement 200′ in accordance with another embodiment.

The memory cell arrangement 200′ includes a substrate 201 (for example, a semiconductor substrate, e.g., a silicon substrate), a first doping well 231 and a second doping well 232, wherein the first doping well 231 is arranged within the second doping well 232 and the second doping well 232 is arranged within the substrate 201. The memory cell arrangement 200′ further includes at least one memory cell 200. The memory cell 200 includes a charge storing memory cell structure 210 and a select structure 220. In accordance with an embodiment, the select structure 220 may be formed as a spacer structure, as shown. The charge storing memory cell structure 210 is arranged in or above the first doping well 231. The memory cell arrangement 200′ further includes a control circuit 250 that is coupled with the memory cell 200 and configured to control the memory cell 200 such that the charge storing memory cell structure 210 is programmed or erased by charging or discharging the charge storing memory cell structure 210 via at least the first doping well 231. In other words, charge carriers (e.g., electrons) may be introduced into the charge storing memory cell structure 210 via the first doping well 231, thereby programming the charge storing memory cell structure 210 (or the memory cell 200), and charge carriers (e.g., electrons) stored in the charge storing memory cell structure 210 may be drained via the first doping well 231, thereby erasing the charge storing memory cell structure 210 (or the memory cell 200).

In accordance with an embodiment, the control circuit 250 may include an erase circuit 251, as shown. The erase circuit 251 may be configured to provide at least one electric potential to the memory cell 200 such that charge carriers (e.g., electrons) stored in the charge storing memory cell structure 210 are drained via at least the first doping well 231. In other words, the charge storing memory cell structure 210 may be erased by discharging the charge storing memory cell structure 210 via the first doping well 231 using the erase circuit 251.

In accordance with another embodiment, the control circuit 250 may include a program circuit 252, as shown. The program circuit 252 may be configured to provide at least one electric potential to the memory cell 200 such charge carriers (e.g., electrons) are introduced (e.g., injected) into the charge storing memory cell structure 210 via at least the first doping well 231. In other words, the charge storing memory cell structure 210 may be programmed by charging the charge storing memory cell structure 210 via the first doping well 231 using the program circuit 252.

Clearly, the memory cell arrangement 200′ in accordance with the embodiment shown in FIG. 2 has a triple-well structure including a first doping well 231 and a second doping well 232, wherein the first doping well 231 is arranged within the second doping well 232 and the second doping well 232 is arranged within the substrate 201.

In accordance with an embodiment, the first doping well 231 may be doped with doping atoms of a first conductivity type.

In accordance with another embodiment, the second doping well 232 may be doped with doping atoms of a second conductivity type which is different from the first conductivity type.

In accordance with another embodiment, the substrate 201 may be doped with doping atoms of the first conductivity type.

As shown in FIG. 2, in accordance with some embodiments, the memory cell 200 may include a first source/drain region 202 and a second source/drain region 203 formed in the first well region 231, and a channel region 204 formed between the first source/drain region 202 and the second source/drain region 203 in the first well region 231.

In accordance with some embodiments, the charge storing memory cell structure 210 and the select structure 220 may be formed next to one another and above the channel region 204, wherein the charge storing memory cell structure 210 and the select structure 220 are electrically insulated from one another (for example, by means of one or more insulating layers) and are electrically insulated from the channel region 204 (for example, by means of one or more insulating layers).

In accordance with one embodiment, the first and second source/drain regions 202, 203 may be doped with doping atoms of the second conductivity type.

In accordance with one embodiment, the first conductivity type may be a p-type conductivity type, and the second conductivity type may be an n-type conductivity type. In other words, in accordance with this embodiment, the first doping well 231 may be p-doped and the second doping well 232 may be n−doped. In this case, the substrate 201 may also be p-doped, and the memory cell 200 may include n−doped (e.g., n+ doped in one embodiment) source/drain regions 202, 203.

In accordance with another embodiment, the erase circuit 251 may be configured to provide the same electric potential to the first doping well 231 and to the second doping well 232.

In accordance with one embodiment, the erase circuit 251 may be configured to control the memory cell 200 such that the charge storing memory cell structure 210 is erased such that the charge carriers are drained via the first doping well 231 and/or via the second doping well 232 and/or via the substrate 201.

In accordance with another embodiment, the erase circuit 251 may be configured to control the memory cell 200 such that the charge storing memory cell structure 210 is erased according to Fowler-Nordheim erase. In other words, the charge storing memory cell structure 210 may be erased by a Fowler-Nordheim (FN) tunneling erase mechanism, e.g. by FN electron tunneling. To put it in still other words, the erase circuit 251 may be configured to control the memory cell 200 such that the charge storing memory cell structure 210 is erased according to Fowler-Nordheim erase via at least the first doping well 231.

In accordance with another embodiment, the charge storing memory cell structure 210 may be a non-volatile charge storing memory cell structure.

In accordance with one embodiment, the charge storing memory cell structure 210 may be a floating gate memory cell structure. In this case, the charge storing memory cell structure 210 may include a layer stack including a first layer 211, which may be configured as a floating gate (e.g., as a polysilicon floating gate) and arranged at least partially above the channel region 204, and a second layer 212, which may be configured as a control gate and may be arranged at least partially above the floating gate. Alternatively, the second layer 212 may be configured as a wordline (WL).

In accordance with another embodiment, the charge storing memory cell structure 210 may be a charge trapping memory cell structure. In this case, the charge storing memory cell stucture 210 may include a layer stack including a first layer 211, which may be configured as a charge trapping layer (e.g., as an oxide-nitride-oxide (ONO) layer stack) and arranged at least partially above the channel region 204, and a second layer 212, which may be configured as a control gate and may be arranged at least partially above the charge trapping layer. Alternatively, the second layer 212 may be configured as a wordline (WL).

In accordance with one embodiment, the memory cell 200 may be configured as a flash memory cell, e.g., as an embedded flash memory cell.

In accordance with another embodiment, the program circuit 252 may be configured to control the memory cell 200 such that the charge storing memory cell structure 210 is programmed using a source side injection (SSI) mechanism.

In accordance with another embodiment, the memory cell arrangement 200′ may further include a first wordline structure that may be coupled with the memory cell 200 and the control circuit 250 (e.g., with the erase circuit 251 in accordance with an embodiment) and a second wordline structure that may be coupled with another memory cell including another charge storing memory cell structure. The control circuit 250 (e.g., the erase circuit 251 in accordance with an embodiment) may be configured to provide a wordline inhibit voltage to the second wordline and thereby to the other charge storing memory cell structure when erasing the charge storing memory cell structure 210 of the memory cell 200.

In accordance with another embodiment, the wordline inhibit voltage may be substantially equal to a voltage provided to the first doping well 231 and/or to the second doping well 232 and/or to the substrate 201.

In accordance with another embodiment, the wordline inhibit voltage may be lower than a voltage provided to the first doping well 231 and/or to the second doping well 232 and/or to the substrate 201.

In accordance with one embodiment, the select structure 220 may include a select gate 221 configured as a spacer and laterally disposed from a sidewall of the charge storing memory cell structure 210, as shown in FIG. 2. In other words, the select gate 221 may be formed as a sidewall spacer over a sidewall of the charge storing memory cell structure 210. The select gate 221 may also be referred to as a spacer select gate. In accordance with one embodiment, the source/drain region located proximate to the select structure 220 (the first source/drain region 202 in accordance with the embodiment shown in FIG. 2) may be coupled to a common bitline. In other words, the spacer select gate 221 may be formed at a sidewall of the charge storing memory cell structure 210 that faces a source/drain region (of the memory cell 200) that is connected to a common bitline. The common bitline may be coupled to a plurality of source/drain regions (of a plurality of memory cells), each of the source/drain regions being in each case located proximate to a select structure of a respective memory cell.

FIG. 3 shows a memory cell arrangement 300′ in accordance with another embodiment.

The memory cell arrangement 300′ includes a substrate 301, a first doping well 331, a second doping well 332 and a third doping well 333, wherein the first doping well 331 is arranged within the second doping well 332, wherein the second doping well 332 is arranged within the third doping well 333, and wherein the third doping well 333 is arranged within the substrate 301. Clearly, the memory cell arrangement 300′ has a quadruple-well structure (or quattro-well structure) including first, second and third doping wells 331, 332, 333, wherein the first doping well 331 is arranged within the second doping well 332, the second doping well 332 is arranged within the third doping well 333 and the third doping well 333 is arranged within the substrate 301.

In accordance with an embodiment, the first doping well 331 may be doped with doping atoms of a first conductivity type and the second doping well 332 may be doped with doping atoms of a second conductivity type which is different from the first conductivity type.

In accordance with one embodiment, the third doping well 333 may be doped with doping atoms of the first conductivity type.

In accordance with one embodiment, the substrate 301 may be doped with doping atoms of the second conductivity type, that is, of the same conductivity type as the doping atoms of the second doping well 332. The memory cell arrangement 300′ further includes at least one memory cell 300 including a charge storing memory cell structure 310 and a select structure 320. The memory cell arrangement 300′ further includes a control circuit 350 coupled with the memory cell 300 and configured to control the memory cell 300 such that the charge storing memory cell structure 310 is programmed or erased by charging or discharging the charge storing memory cell structure 310 via at least the first doping well 331.

In accordance with one embodiment, the control circuit 350 may include an erase circuit 351 (as shown in FIG. 3) that may be configured to provide at least one electric potential to the memory cell 300 such that charge carriers (e.g., electrons) stored in the charge storing memory cell structure 310 are drained via at least the first doping well 331. In accordance with some embodiments, the stored charge carriers may be drained via the doping wells 331, 332, 333 and the substrate 301. In accordance with one embodiment, the memory cell 300 may be erased using a Fowler-Nordheim well erase mechanism.

In accordance with another embodiment, the control circuit 350 may include a program circuit 352 (as shown in FIG. 3) that may be configured to provide at least one electric potential to the memory cell 300 such that charge carriers (e.g., electrons) are introduced (e.g., injected) into the charge storing memory cell structure 310 via at least the first doping well 331. In accordance with one embodiment, the charge carriers may be introduced into the charge storing memory cell structure 310 using a source side injection (SSI) mechanism.

In accordance with one embodiment, the first conductivity type may be a p-type conductivity type, and the second conductivity type may be an n-type conductivity type. In other words, in accordance with this embodiment, the first doping well 331 may be p-doped and the second doping well 332 may be n-doped. The third doping well 333 may also be p-doped, and the substrate 301 may be n-doped. The memory cell 300 may further include first and second source/drain regions 302, 303 and a channel region 304 formed in the first doping well 331, as shown.

In accordance with some embodiments, the charge storing memory cell structure 310 and the select structure 320 may be formed next to one another and above the channel region 304, wherein the charge storing memory cell structure 310 and the select structure 320 may be electrically insulated from one another (for example, by means of one or more insulating layers) and may be electrically insulated from the channel region 304 (for example, by means of one or more insulating layers).

In accordance with one embodiment, the first source/drain region 302 and the second source/drain region 303 may be doped with doping atoms of the second conductivity type, for example n-doped (e.g., n+ doped in one embodiment).

In accordance with another embodiment, the erase circuit 351 may be configured to provide the same electric potential to the first doping well 331, to the second doping well 332 and to the third doping well 333.

In accordance with one embodiment, the erase circuit 351 may be configured to control the memory cell 300 such that the charge storing memory cell structure 310 is erased such that the charge carriers are drained via the first doping well 331 and/or via the second doping well 332 and/or via the third doping well 333 and/or via the substrate 301.

In accordance with another embodiment, the erase circuit 351 may be configured to control the memory cell 300 such that the charge storing memory cell structure 310 is erased according to Fowler-Nordheim erase. In other words, the charge storing memory cell structure 310 may be erased by a Fowler-Nordheim (FN) tunneling erase mechanism, e.g., by FN electron tunneling. To put it in still other words, the erase circuit 351 may be configured to control the memory cell 300 such that the charge storing memory cell structure 310 may be erased according to Fowler-Nordheim erase via at least the first doping well 331.

In accordance with another embodiment, the charge storing memory cell structure 310 may be a non-volatile charge storing memory cell structure.

In accordance with one embodiment, the charge storing memory cell structure 310 may be a floating gate memory cell structure. In this case, the charge storing memory cell structure 310 may include a layer stack including a first layer 311, which may be configured as a floating gate (e.g., as a polysilicon floating gate) and arranged at least partially above the channel region 304, and a second layer 312, which may be configured as a control gate and may be arranged at least partially above the floating gate. Alternatively, the second layer 312 may be configured as a wordline (WL).

In accordance with another embodiment, the charge storing memory cell structure 310 may be a charge trapping memory cell structure. In this case, the charge storing memory cell stucture 310 may include a layer stack including a first layer 311, which may be configured as a charge trapping layer (e.g., as an oxide-nitride-oxide (ONO) layer stack) and arranged at least partially above the channel region 304, and a second layer 312, which may be configured as a control gate and may be arranged at least partially above the charge trapping layer. Alternatively, the second layer 312 may be configured as a wordline (WL).

In accordance with one embodiment, the memory cell 300 may be configured as a flash memory cell, e.g., as an embedded flash memory cell.

In accordance with another embodiment, the program circuit 352 may be configured to control the memory cell 300 such that the charge storing memory cell structure 310 may be programmed using a source side injection (SSI) mechanism.

In accordance with another embodiment, the memory cell arrangement 300′ may further include a first wordline structure that may be coupled with the memory cell 300 and the control circuit 350 (e.g., with the erase circuit 351 in accordance with an embodiment), and a second wordline structure that may be coupled with another memory cell including another charge storing memory cell structure. The control circuit 350 (e.g., the erase circuit 351 in accordance with an embodiment) may be configured to provide a wordline inhibit voltage to the second wordline and thereby to the other charge storing memory cell structure when erasing the charge storing memory cell structure 310 of the memory cell 300.

In accordance with another embodiment, the wordline inhibit voltage may be substantially equal to a voltage provided to the first doping well 331 and/or to the second doping well 332 and/or to the third doping well 333 and/or to the substrate 301.

In accordance with another embodiment, the wordline inhibit voltage may be lower than a voltage provided to the first doping well 331 and/or to the second doping well 332 and/or to the third doping well 333 and/or to the substrate 301.

In accordance with one embodiment, the select structure 320 may include a select gate 321 configured as a spacer and laterally disposed from a sidewall of the charge storing memory cell structure 310, as shown in FIG. 3. In other words, the select gate 321 may be formed as a sidewall spacer over a sidewall of the charge storing memory cell structure 310. The select gate 321 may also be referred to as a spacer select gate. In accordance with one embodiment, the source/drain region located proximate to the select structure 320 (the first source/drain region 302 in accordance with the embodiment shown in FIG. 3) may be coupled to a common bitline. In other words, the spacer select gate 321 may be formed at a sidewall of the charge storing memory cell structure 310 that faces a source/drain region (of the memory cell 300) that is connected to a common bitline. The common bitline may be coupled to a plurality of source/drain regions (of a plurality of memory cells), each of the source/drain regions being in each case located proximate to a select structure of a respective memory cell.

FIG. 4 shows a method 400 for controlling a memory cell in accordance with another embodiment. The at least one memory cell includes a charge storing memory cell structure and a select structure. In accordance with an embodiment, the select structure may be formed as a spacer structure that may include a select gate configured as a spacer and laterally disposed from at a sidewall of the charge storing memory cell structure. The charge storing memory cell structure is arranged in or above a first doping well which is arranged within at least one additional doping well. In accordance with an embodiment, the at least one additonal doping well includes a second doping well and a third doping well, wherein the first doping well is arranged within the second doping well and the second doping well is arranged within the third doping well.

In 402, the charge storing memory cell structure is programmed or erased by charging or discharging the charge storing memory cell structure via at least the first doping well.

In accordance with one embodiment, the charge storing memory cell structure may be erased such that charge carriers (e.g., electrons) stored in the charge storing memory cell structure are drained via at least the first doping well. In accordance with another embodiment, the memory cell may be programmed such that charge carriers (e.g., electrons) are introduced into the charge storing memory cell structure via at least the first doping well. In accordance with one embodiment, the memory cell may be erased by means of Fowler-Nordheim tunneling of charge carriers from the charge storing memory cell structure into the first doping well. In accordance with another embodiment, the memory cell may be programmed by means of source side injection of charge carriers from the first doping well into the charge storing memory cell structure.

FIG. 5 shows a memory cell arrangement 500′ in accordance with another embodiment.

The memory cell arrangement 500′ includes a substrate 501 and at least one memory means 500. The memory means 500 includes a charge storing memory means 510 and a select means 520. The memory cell arrangement 500′ further includes a first doping well 531 arranged within the substrate 501, wherein the charge storing memory means 510 is arranged in or above the first doping well 531. Furthermore, the memory cell arrangement 500′ includes at least one additional doping well 532 arranged within the substrate 501, wherein the first doping well 531 is arranged within the at least one additional doping well 532. In accordance with an embodiment, the at least one additional doping well 532 includes a second doping well and a third doping well, wherein the first doping well 531 is arranged within the second doping well and the second doping well is arranged within the third doping well.

The memory cell arrangement 500′ further includes a control means 550 coupled with the memory means 500 and configured to control the memory means 500 such that the charge storing memory means 510 is programmed or erased by charging or discharging the charge storing memory means 510 via at least the first doping well 531. In accordance with an embodiment, the control means 550 may include an erase means that is configured to provide at least one electric potential to the memory means 500 such that charge carriers (e.g., electrons) stored in the charge storing memory means 510 are drained via at least the first doping well 531. In accordance with another embodiment, the control means 550 may include a program means that is configured to provide at least one electric potential to the memory means 550 such that charge carriers (e.g., electrons) are introduced (e.g., injected) into the charge storing memory means 510 via at least the first doping well 531.

FIG. 6 shows an electronic device 680 in accordance with another embodiment.

The electronic device 680 includes a logic arrangement 640 including at least one logic device 641. Furthermore, the electronic device 680 includes a memory cell arrangement 600′. The memory cell arrangement 600′ includes a substrate 601 and at least one memory cell 600. The memory cell 600 includes a charge storing memory cell structure 610 and a select structure 620. In accordance with an embodiment, the select structure 620 may be formed as a spacer structure. The memory cell arrangement 600′ further includes a first doping well 631 arranged within the substrate 601, wherein the charge storing memory cell structure 610 is arranged in or above the first doping well 631. Furthermore, the memory cell arrangement 600′ includes at least one additional doping well 632 arranged within the substrate 601, wherein the first doping well 631 is arranged within the at least one additional doping well 632. In accordance with an embodiment, the at least one additional doping well 632 includes a second doping well and a third doping well, wherein the first doping well 631 is arranged within the second doping well and the second doping well is arranged within the third doping well.

The memory cell arrangement 600′ further includes a control circuit 650 coupled with the memory cell 600 and configured to control the memory cell 600 such that the charge storing memory cell structure 610 is programmed or erased by charging or discharging the charge storing memory cell structure 610 via at least the first doping well 631.

In accordance with one embodiment, the logic arrangement 640 may include at least one programmable logic device.

In accordance with an embodiment, the control circuit 650 may include an erase circuit that may be configured to provide at least one electric potential to the memory cell 600 such that charge carriers (e.g., electrons) stored in the charge storing memory cell structure 610 are drained via at least the first doping well 631.

In accordance with another embodiment, the erase circuit may be configured to control the memory cell 600 such that the charge storing memory cell structure 610 may be erased according to Fowler-Nordheim erase via at least the first doping well 631.

In accordance with another embodiment, the control circuit 650 may include a program circuit that may be configured to provide at least one electric potential to the memory cell 600 such that charge carriers are introduced into the charge storing memory cell structure 610 via at least the first doping well 631. In accordance with one embodiment, the program circuit may be configured to control the memory cell 600 such that the charge storing memory cell structure 610 is programmed using a source side injection (SSI) mechanism.

In accordance with one embodiment, the spacer structure may include a select gate that may be configured as a spacer and may be laterally disposed from a sidewall of the charge storing memory cell structure 610.

In accordance with another embodiment, the charge storing memory cell structure 610 may be a floating gate memory cell structure. In accordance with another embodiment, the charge storing memory cell structure 610 may be a charge trapping memory cell structure.

In accordance with another embodiment, the memory cell arrangement 600′ may have a triple-well structure similar to the one shown in FIG. 2. In accordance with another embodiment, the memory cell arrangement 600′ may have a quadruple-well structure similar to the one shown in FIG. 3. Alternatively, the memory cell arrangement 600′ may have a different structure, e.g., a different number of doping wells.

In accordance with one embodiment, the electronic device 680 may be configured as a smart card device.

FIG. 7 illustrates program and erase mechanisms used for programming/erasing a memory cell 700 in a memory cell arrangement 700′ in accordance with an embodiment.

The memory cell 700 of the memory cell arrangement 700′ is configured in a similar manner as the memory cell 200 of the memory cell arrangement 200 described in connection with FIG. 2. Here, the charge storing memory cell structure 210 is configured as a floating gate memory cell structure having a stacked structure including a floating gate (FG) 211 and a wordline (WL) 212 arranged above the floating gate 211 and electrically insulated from the floating gate 211. In an alternative embodiment, the charge storing memory cell structure 210 may be configured as a charge trapping memory cell structure as described herein above.

The select structure 220 includes a select gate (SG) 221, which is configured as a spacer (e.g., as a polysilicon spacer) located at the sidewall of the charge storing memory cell structure 210 (for example, at the sidewalls of the floating gate 211 and of the wordline 212).

Apart from the memory cell 700 shown in FIG. 7, the memory cell arrangement 700′ may include additional memory cells (not shown in FIG. 7), for example, a plurality or a multiplicity of memory cells which may be configured in a similar manner as the memory cell 700. In accordance with one embodiment, the memory cells may be arranged in a regular array structure in rows and columns (see e.g., FIG. 12A or FIG. 12B).

The memory cell arrangement 700′ includes a control circuit 750. In accordance with some embodiments, the control circuit 750 may include an erase circuit and/or a program circuit as described herein above. The control circuit 750 of the memory cell arrangement 700′ is connected to the wordline 212, to the select gate 221, to the first source/drain region 202, and to the second source/drain region 203 of the memory cell 700 (and possibly to other memory cells of the memory cell arrangement 700′ not shown in FIG. 7). Furthermore, the control circuit 750 is connected to the first doping well 231, to the second doping well 232, and to the substrate 201.

In accordance with one embodiment, programming of the cell 700 may be achieved by source side injection (SSI) of charge carriers (e.g., electrons) from the substrate 201 (e.g., from a channel region 204 formed within the first doping well 231) into the floating gate 211 as is illustrated by the arrow 770 in FIG. 7. The source side injection program mechanism may be achieved by applying appropriate electrical voltages to the first source/drain region 202, the second source/drain region 203, the select gate 221, and the wordline 212, for example, by means of a program circuit (not shown in FIG. 7) coupled to the memory cell 700 (and possibly to other memory cells of the memory cell arrangement 700′ not shown in FIG. 7).

In accordance with one embodiment, programming of the memory cell 700 may be achieved by biasing the cell 700 in accordance with the voltages given in table 800 shown in FIG. 8A. All values in table 800 are given in volts (V).

In the table 800, “Prog-SSI” indicates programming by a source side injection mechanism, “WL sel” refers to a wordline connected to a selected memory cell, “SG sel” refers to the select gate of the selected memory cell, “BL sel” refers to a bitline coupled to a first source/drain region of the selected memory cell, which may be proximate to the select structure of the selected memory cell, “CL sel” refers to a control line coupled to a second source/drain region of the selected memory cell, which may be distant from the select structure of the selected memory cell, “WL uns” refers to a wordline connected to an unselected memory cell, “SG uns” refers to the select gate of an unselected memory cell, “BL uns” refers to a bitline connected to a first source/drain region of an unselected memory cell, which may be proximate to the select structure of the unselected memory cell, “CL uns” refers to a control line connected to a second source/drain region of an unselected memory cell, which may be distant from the select structure of the unselected memory cell, and “MW” refers to a matrix well (that is a well, in which the flash cell array may be located) or, alternatively, to the substrate, wherein a bitline may in each case be connected to the first source/drain region of a memory cell.

By biasing the memory cell 700 applying the voltages given in columns “WL sel”, “SG sel”, “BL sel”, “CL sel” and “MW” to the corresponding regions or terminals of the cell 700, memory cell 700 may be programmed. In particular, due to the voltage difference of 4-5 volts between the second source/drain region 203 (which may be biased with the voltage given in column “CL sel”) and the first source/drain region 202 (which may be biased with the voltage given in column “BL sel” i.e., 0 V), electrons may be accelerated towards the second source/drain region 203 and may be injected into the floating gate 211 due to the high positive voltage (10 volts) applied to the wordline 212. By means of the select gate voltage (1.5 volts), clearly the transistor formed by the first and second source/drain regions 202, 203 and the select gate 221 may be enabled to conduct current so that the memory cell 700 may be programmed.

By biasing other (unselected) memory cells in the memory cell arrangement 700′ applying the voltages given in columns “WL uns”, “SG uns”, “BL uns”, “CL uns”, and “MW” to the corresponding regions or terminals of these cells (for example, using a program circuit), impacts of these memory cells on the program operation or vice versa may be reduced or eliminated.

The control circuit 750 (e.g., an erase circuit of the control circuit 750 in accordance with an embodiment) may be configured to control the memory cell 700 such that the charge storing memory cell structure 210 (that is, the floating gate memory cell structure in accordance with this embodiment) is erased such that charge carriers (e.g., electrons) stored in the charge storing memory cell structure 210 (that is, in the floating gate 211 of the floating gate memory cell structure in accordance with this embodiment) are drained via at least the first doping well 231, as is illustrated by arrow 771 in FIG. 7.

In accordance with some embodiments, erasing of the memory cell 700 may be achieved by biasing the cell 700 using the voltages given in either row 851 or row 852 of table 850 shown in FIG. 8B. All values in table 850 are given in volts (V).

Rows 851 and 852 in table 850 represent two different sets of erase biasing voltages in accordance with two different embodiments, referred to as “Erase FN GD” and “Erase FN HV”, respectively, wherein “Erase FN” indicates erasing by means of a Fowler-Nordheim mechanism. “GD” refers to an embodiment, in which a voltage (also referred to as inhibit voltage) applied to the wordline connected to an unselected memory cell (WL uns) is lower than a voltage applied to the matrix well (MW) or substrate. This erase mechanism may also be referred to as a “partial inhibit” or “partially inhibited erase” as there may be only a small positive voltage on unselected wordlines thereby only partially inhibiting a well disturb induced by the positive well voltage during erase. “HV” refers to an embodiment, in which the voltage applied to the wordline connected to the unselected memory cell (i.e., the inhibit voltage) is substantially equal to the voltage applied to the matrix well or substrate. This erase mechanism may also be referred to as a “full inhibit” or “fully inhibited erase” as the unselected wordline(s) may have about the same potential as the well (or wells).

By biasing the memory cell 700 applying the voltages given in columns “WL sel”, “SG sel”, “BL sel”, “CL sel”, and “MW” to the corresponding regions or terminals of the cell 700, memory cell 700 may be erased. In particular, due to the large voltage difference of, e.g., 17 volts (=6 V−(−11 V)) between the matrix well (or the substrate 201) and the wordline 212, electrons stored in the floating gate 211 of the floating gate memory cell structure 210 may escape the floating gate 211 via a Fowler-Nordheim tunneling mechanism towards the substrate 201 and may be drained via the first doping well 231, and further via the second doping well 232 and the substrate 201 such that the memory cell 700 may be erased. In other words, electrons stored in the floating gate 211 may tunnel through an electrically insulating layer disposed between the floating gate 211 and the first doping well 231 into the substrate 201 (that is, into the first doping well 231 arranged within the substrate 201). During the erase operation, the first source/drain region 202 and the second source/drain region 203 of the (selected) cell 700 may be biased with the same voltage (e.g., about 6 volts, as shown in table 850 (“BL sel” and “CL sel”)) as the matrix well (MW) or substrate. In an alternative embodiment, the source/drain regions 202, 203 may be left floating during the erase operation.

By biasing other (unselected) memory cells in the memory cell arrangement 700′ applying the voltages given in columns “WL uns”, “SG uns”, “BL uns”, “CL uns”, and “MW” to the corresponding regions or terminals of these cells (using, for example, the control circuit 750, e.g., an erase circuit of the control circuit 750 in accordance with one embodiment), impacts of these memory cells on the erase operation or vice versa may be reduced or eliminated.

In accordance with the embodiment represented by the biasing voltages given in row 851 of table 850, a small positive voltage (also referred to as an inhibit voltage) of, e.g., about 1.5 volts may be applied to each wordline connected with an unselected cell in the memory cell arrangement 700′. In other words, an inhibit voltage that is lower than the voltage applied to the matrix well or substrate may be applied to the wordlines of unselected cells. Furthermore, a voltage of about 1.5 volts may be applied to the select gate of each unselected cell in this case.

In accordance with the embodiment represented by the biasing voltages given in row 852 of table 850, the same voltage (or substantially the same voltage) as applied to the well or to the substrate (e.g., about 6 volts as shown in table 850) may be applied to each wordline connected with an unselected cell.

In accordance with the embodiment illustrated in FIG. 7 and FIG. 8B, an erase operation of a selected memory cell (e.g., cell 700 shown in FIG. 7) of the memory cell arrangement 700′ may be achieved by means of a Fowler-Nordheim well erase mechanism, in which the overall voltage may be split between the wordline (WL) 212 and a well (e.g., the first doping well 231) or the substrate 201.

In accordance with some embodiments, a page erase may be achieved in the memory cell arrangement 700′ by inhibiting unselected wordlines with either a so-called “partial inhibit” (using, e.g., the biasing voltages given in row 851 of table 850), wherein a small positive voltage (e.g., 1.5 V) may be applied to unselected wordlines, or a so-called “full inhibit” (using, e.g., the biasing voltages given in row 852 of table 850), wherein the same voltage is applied to both the unselected wordlines and the well (or the substrate) (e.g., 6 V).

In accordance with one embodiment, in case that a partial inhibit is used, the voltage applied to the selected wordline and the voltage applied to the unselected wordline(s) may be chosen in such a manner that the sum of these voltages remains below a certain threshold (which may be, for example, in the range from about 12 volts to about 13 volts). This may have, for example, the effect that peripheral devices may not need to be changed. In other words, high-voltage (HV) devices may not be needed in the wordline periphery.

FIG. 9 shows exemplary erase biasing voltages applied to a memory cell 900 of a memory cell arrangement in accordance with another embodiment. The biasing voltages may be applied by means of a control circuit (e.g., an erase circuit of the control circuit in accordance with an embodiment) (not shown in FIG. 9 for simplicity, see e.g., FIG. 2) coupled with the memory cell (or with respective regions or terminals of the memory cell 900). The memory cell 900 has a triple-well structure including a first doping well 931 (configured as a p-well in accordance with this embodiment) and a second doping well 932 (configured as an n-well in accordance with this embodiment) formed in a substrate 901 (configured as a p-substrate in accordance with this embodiment) of the memory cell arrangement. The first doping well 931 is formed within the second doping well 932. Furthermore, the memory cell 900 includes n+ doped first and second source/drain regions 202, 203 formed within the first doping well 931. Furthermore, the memory cell 900 includes a charge storing memory cell structure 210 and a select structure 220 formed above the first doping well 931 and between the first source/drain region 202 and the second source/drain region 203.

The charge storing memory cell structure 210 is configured as a floating gate memory cell structure and includes a floating gate (FG) 211 that is formed above the first doping well 931 (the floating gate 211 may also partially overlap the second source/drain region 203, as is shown in FIG. 9) and electrically insulated from the first doping well 931 (e.g., by means of a gate dielectric, not shown in FIG. 9). The charge storing memory cell structure 210 further includes a wordline (WL) 212 that is formed above the floating gate 211 and electrically insulated from the floating gate 211 (e.g., by means of an insulating layer).

The select structure 220 includes a select gate (SG) 221 that is configured as a sidewall spacer adjacent to the charge storing memory cell structure 210 and electrically insulated therefrom (e.g., by means of an insulating layer).

The substrate 901 is kept at zero voltage (0 V), and a voltage of about +6 V is applied to both the first doping well 931 and the second doping well 932, and further to the first source/drain region 202 and the second source/drain region 203 of the cell 900. In an alternative embodiment, the source/drain regions 202, 203 may be left floating. A zero voltage (0 V) is applied to the select gate 221, and a voltage of about −11 V is applied to the wordline 212. The cell 900 may be erased by means of a Fowler-Nordheim well erase mechanism, that is, tunneling of electrons stored in the floating gate 211 (alternatively, in a charge trapping layer) into the first doping well 931 such that the electrons are drained via the first doping well 931 arranged within the second doping well 932.

FIG. 10 shows exemplary erase biasing voltages applied to a memory cell 1000 of a memory cell arrangement in accordance with another embodiment. The biasing voltages may be applied by means of a control circuit (e.g., an erase circuit of the control circuit in accordance with an embodiment) (not shown in FIG. 10 for simplicity, see e.g., FIG. 3) coupled with the memory cell (or with respective regions or terminals of the memory cell 1000). The memory cell 1000 differs from the memory cell 900 shown in FIG. 9 in that it has a quadruple-well structure including a first doping well 1031, a second doping well 1032 and a third doping well 1033 arranged within a substrate 1001, wherein the charge storing memory cell structure 210 is arranged in or above the first doping well 1031. The first doping well 1031 is arranged within the second doping well 1032, and the second doping well 1032 is arranged within the third doping well 1033. In accordance with this embodiment, the first doping well 1031 and the third doping well 1033 are p-doped, while the second doping well 1032 and the substrate are n-doped. The substrate is kept at zero voltage (0 V), and the first, second and third doping wells 1031, 1032, 1033 are biased to about +6 V. The voltages applied to the source/drain regions 202, 203, and to the select gate 221 and to the wordline 212 may be similar or the same as those applied to the memory cell 900 in FIG. 9, as shown in FIG. 10. The cell 1000 may be erased by a Fowler-Nordheim well erase process, in which electrons stored in the charge storing memory cell structure 210 (that is, in the floating gate 211 in accordance with this embodiment) may tunnel into the first doping well 1031 (as shown by the arrows 1071 in FIG. 10) and may thus be drained via the first doping well 1031 arranged within the substrate 1001.

In accordance with some embodiments, memory cells having an arbitrary number of doping wells may be used (e.g, double-well structure, triple-well structure, quadruple-well structure, etc.) and may be programmed and/or erased in a similar manner as described herein above. In particular, the cells may be erased by means of a Fowler-Nordheim well erase mechanism as described herein above.

FIG. 11 shows an exemplary layout 1100 (“Triple Poly Cell Layout 90 nm”) of a memory cell for the 90-nm technology node in accordance with an embodiment. The resulting cell area is about 0.2 μm². In the layout 1100 in accordance with this embodiment, a control line (referred to as source line in the layout 1100) connecting to the cell is located in the M1 (Metal 1) metallization level, and a bitline connecting to the cell is located in the M2 (Metal 2) metallization level. A wordline and/or select gate (SG) wiring may be arranged in the M3 (Metal 3) metallization level (not shown in FIG. 11). Furthermore, a M4 (Metal 4) metallization may not be needed in accordance with this embodiment.

In accordance with other embodiments, cell layouts may be realized for other technologies, e.g., other technology nodes. In accordance with some embodiments, these cell layouts may be similar to the cell layout shown in FIG. 11 but may, for example, have different dimensions for the individual cell structures or elements and/or may have a different cell area.

FIG. 12A shows a memory array 1290 in accordance with an embodiment.

The memory array 1290 includes a plurality of memory cells 1200. Each memory cell 1200 includes a charge storing memory cell structure 1210, a select structure 1220, a first source/drain region 1202 and a second source/drain region 1203. The first source/drain region 1202 is located proximate to the select structure 1220, and the second source/drain region 1203 is located proximate to the charge storing memory cell structure 1210 and distant from the select structure 1220.

In accordance with an embodiment, the memory cells 1200 may be arranged in a rectangular m×n array with m rows and n columns (m and n integer), as shown in FIG. 12A. In accordance with an embodiment, the number of rows (i.e., m) and the number of columns (i.e., n) may be equal (m=n). However, in accordance with an alternative embodiment, the number of rows may be different from the number of columns. Only nine memory cells 1200 of the m×n array are shown in FIG. 12A for illustrative purposes. However, it will be readily understood that the memory array 1290 generally may include a much larger number of memory cells 1200.

The memory array 1290 further includes a plurality of bitlines 1291, wherein each bitline 1291 is coupled to the first source/drain regions 1202 of at least two memory cells 1200. In accordance with an embodiment, the memory array 1290 may include n bitlines 1291 (BL1, BL2, . . . , BLn), wherein a bitline 1291 in each case is provided for a column of memory cells 1200 in the array 1290. In other words, a first bitline BL1 is assigned to the first column of memory cells 1200, a second bitline BL2 is assigned to the second column of memory cells 1200, etc., and an n-th bitline BLn is assigned to the n-th column of memory cells 1200 in the memory array 1290, wherein the first source/drain regions 1202 of all the memory cells 1200 in the first column are all coupled to the first bitline BL1, the first source/drain regions 1202 of all the memory cells 1200 in the second column are all coupled to the second bitline BL2, etc., and the first source/drain regions 1202 of all the memory cells 1200 in the n-th column are all coupled to the n-th bitline BLn.

Clearly, in accordance with an embodiment the first/source drain regions 1202 of all memory cells 1200 in a column may all be coupled to a common bitline. In other words, those source/drain regions of the memory cells 1200 that are located proximate to the select structure 1220 of the respective cell may be tied to a common bitline, such that the electric potentials at these source/drain regions may be controlled via a single bitline (i.e., the common bitline).

In accordance with some embodiments, the memory cells 1200 may be configured in accordance with one of the embodiments described herein above. For example, in accordance with one embodiment, the select structure 1220 may include a spacer structure, including, e.g., a select gate configured as a spacer and laterally disposed from a sidewall of the charge storing memory cell structure 1210, as described herein above. In accordance with alternative embodiments, though, the select structure 1220 may have a different structure. In accordance with another embodiment, a memory cell 1200 may include a substrate, a first doping well and at least one additional doping well arranged within the substrate, wherein the charge storing memory cell structure is arranged in or above the first doping well, and the first doping well is arranged within the at least one additional doping well. In accordance with one embodiment, the at least one additional doping well may include a single doping well (second doping well) such that the memory cell 1200 has a triple-well structure, as described herein above. In accordance with another embodiment, the at least one additional doping well may include a second doping well arranged within a third doping well, such that the memory cell 1200 has a quadruple-well structure, as described herein above. In accordance with other embodiments, the memory cell may 1200 may have a different structure, that is a structure with a different number of wells.

In accordance with some embodiments, the charge storing memory cell structure 1210 may be configured as a non-volatile charge storing memory cell structure, for example as a floating gate memory cell structure or as a charge trapping memory cell structure in accordance with one embodiment, as described herein above. In one embodiment, the charge storing memory cell structure 1210 may be configured as a floating gate memory cell structure and may include a floating gate and a control gate arranged at least partially above the floating gate, as described herein above. In another embodiment, the charge storing memory cell structure 1210 may be configured as a charge trapping memory cell structure and may include a charge trapping layer and a control gate arranged at least partially above the charge trapping layer, as described herein above.

In accordance with another embodiment, the memory array 1290 may include control circuitry (including, for example, a control circuit as described herein above) that may be coupled with the plurality of memory cells 1200 and configured to control the memory cells 1200 such that the charge storing memory cell structure 1210 of a memory cell 1200 is programmed or erased by charging or discharging the charge storing memory cell structure 1210 via at least the first doping well. In accordance with an embodiment, the control circuitry may be coupled with the memory cells 1200 via the plurality of bitlines 1291 coupled to the first source/drain regions 1202 of the memory cells 1200, and furthermore via a plurality of wordlines 1292 coupled to the charge storing memory cell structures 1210 of the memory cells 1200, a plurality of select lines 1293 coupled to the select structures 1220 of the memory cells 1200, and a plurality of control lines 1294 coupled to the second source/drain regions 1203 of the memory cells 1200, as shown in FIG. 12A.

In accordance with an embodiment, the memory array 1290 may include m wordlines 1292 (WL1, WL2, . . . , WLm), wherein a wordline 1292 may in each case be coupled to the charge storing memory cell structures 1210 of all the memory cells 1200 in a row of the memory array 1290. In other words, a first wordline WL1 may be coupled to the charge storing memory cell structures 1210 of all the memory cells 1200 in the first row of the memory array 1290, a second wordline WL2 may be coupled to the charge storing memory cell structures 1210 of all the memory cells 1200 in the second row of the memory array 1290, etc., and an m-th wordline WLm may be coupled to the charge storing memory cell structures 1210 of all the memory cells 1200 in the m-th row of the memory array 1290, as shown in FIG. 12A. Clearly, the charge storing memory cell structures 1210 of all the memory cells 1200 in a row may be coupled to a common wordline, in accordance with this embodiment.

In accordance with another embodiment, the memory array 1290 may include m select lines 1293 (SEL1, SEL2, . . . , SELm), wherein a select line 1293 may in each case be coupled to the select structures 1220 of all the memory cells 1200 in a row of the memory array 1290. In other words, a first select line SEL1 may be coupled to the select structures 1220 of all the memory cells 1200 in the first row of the memory array 1290, a second select line SEL2 may be coupled to the select structures 1220 of all the memory cells 1200 in the second row of the memory array 1290, etc., and an m-th select line SELm may be coupled to the select structures 1220 of all the memory cells 1200 in the m-th row of the memory array 1290, as shown in FIG. 12A. Clearly, the select structures 1220 of all the memory cells 1200 in a row may be coupled to a common select line, in accordance with this embodiment.

In accordance with one embodiment, the memory array 1290 may include m×n control lines 1294 (CL<ij>, i=1, 2, 3, . . . , m; j=1, 2, 3, . . . , n), wherein a control line 1294 may in each case be coupled to the second source/drain region 1203 of a memory cell 1200 of the memory array 1290. In accordance with this embodiment, the second source/drain region 1203 of each memory cell 1200 in each case is coupled to an individual control line 1294. For example, the memory cell 1200 that is located in the first row and the second column of the memory array 1290 is coupled to control line CL12, the memory cell 1200, that is located in the second row and the first column of the memory array 1290 is coupled to control line CL21, etc. In general, a memory cell 1200 that is located in the i-th row and the j-th column of the memory array 1290 is coupled to control line CL<ij>, as shown in FIG. 12A. Thus, the electric potentials at the second source/drain regions 1203 of all the memory cells 1200 in the array 1290 may be individually controlled.

In accordance with another embodiment, the memory array 1290 may include m control lines 1294 (CL1, CL2, . . . , CLm), wherein a control line 1294 may in each case be coupled to the second source/drain regions 1203 of all the memory cells 1200 in a row of the memory array 1290, as is shown in FIG. 12B. That is, a first control line CL1 may be coupled to the second source/drain regions 1203 of all the memory cells 1200 in the first row of the memory array 1290, a second control line CL2 may be coupled to the second source/drain regions 1203 of all memory cells 1200 in the second row of the memory array 1290, etc., and an m-th control line CLm may be coupled to all the memory cells 1200 in the m-th row of the memory array 1290, as is shown in FIG. 12B. Clearly, in accordance with this embodiment, the second source/drain regions 1203 of all the memory cells 1200 in a row may be tied to a common control line, such that the electric potentials at these source/drain regions may be controlled via a single control line (i.e., the common control line).

In accordance with another embodiment, the memory array 1290 may include n control lines, wherein a control line may in each case be coupled to the second source/drain regions 1203 of all the memory cells 1200 in a column of the memory array 1290 (not shown). That is, a first control line may be coupled to the second source/drain regions 1203 of all the memory cells 1200 in the first column of the memory array 1290, a second control line may be coupled to the second source/drain regions 1203 of all memory cells 1200 in the second column of the memory array 1290, etc., and an n-th control line may be coupled to all the memory cells 1200 in the n-th column of the memory array 1290. Clearly, in accordance with this embodiment, the second source/drain regions 1203 of all the memory cells 1200 in a column may be tied to a common control line, in a similar manner as described above for the first source/drain regions 1202, such that the electric potentials at these source/drain regions may be controlled via a single control line (i.e., the common control line).

The memory cells 1200 of the memory array 1290 may be controlled (e.g., programmed and/or erased) by applying appropriate electrical potentials to the bitlines 1291, wordlines 1292, select lines 1293 and control lines 1294 by means of the control circuitry. For example, each of the cells 1200 may be programmed or erased in accordance with one of the embodiments described herein above.

FIG. 13 shows a method 1300 of operating a memory array in accordance with another embodiment. The memory array may include a plurality of memory cells, wherein each memory cell may include a charge storing memory cell structure, a select structure, a first source/drain region arranged proximate to the select structure of the memory cell and a second source/drain region arranged distant from the select structure of the memory cell.

In 1302, a selected memory cell of the plurality of memory cells is programmed by applying a first voltage to the first source/drain region of the selected memory cell, applying a second voltage to the first source/drain region of at least one unselected memory cell of the plurality of memory cells, wherein the second voltage is different from the first voltage, and applying a third voltage to the second source/drain region of the selected memory cell and to the second source/drain region of the at least one unselected memory cell.

In accordance with an embodiment, the second source/drain region of the selected memory cell and the second source/drain region of the at least one unselected memory cell may be tied together. In other words, in accordance with this embodiment, the second source/drain regions of the selected memory cell and the at least one unselected memory cell may be electrically coupled to one another.

In accordance with one embodiment, the memory cells may be arranged in rows and columns in the array.

In accordance with another embodiment, the first voltage may be applied to the first source/drain region of the selected memory cell by means of a bitline coupled to the first source/drain region of the selected memory cell. In accordance with another embodiment, the bitline may be coupled to the first source/drain regions of other memory cells in the memory array. For example, in accordance with one embodiment, the bitline may be coupled to the first source/drain regions of all memory cells in the column, in which the selected memory cell is located. In other words, in accordance with this embodiment, the bitline may be a common bitline coupled to the first source/drain regions of all the memory cells in that column.

The second voltage may be an inhibit voltage that may be applied to the first source/drain region(s) of one or more unselected memory cells in the memory array during programming of the selected memory cell. In accordance with one embodiment, the second voltage may be applied to the first source/drain region(s) of the unselected memory cell(s) by means of a bitline coupled to the first source/drain region(s) of the unselected memory cell(s). In accordance with another embodiment, the bitline may be coupled to the first source/drain regions of other memory cells in the memory array. For example, in accordance with one embodiment, the bitline may be coupled to the first source/drain regions of all memory cells in the column(s), in which the unselected memory cell(s) is (are) located. In other words, in accordance with this embodiment, the bitline may be a common bitline coupled to the first source/drain regions of all the memory cells in that column.

In accordance with an embodiment, the second source/drain region(s) of the unselected memory cell(s) and the second source/drain region of the selected memory cell may be tied together, in other words electrically coupled to one another. Thus, a control voltage or potential (i.e., the third voltage) may be applied to the second source/drain regions of both the selected memory cell and the unselected memory cell(s) during programming of the selected memory cell.

In accordance with an embodiment, the control voltage may be applied by means of a control line that is coupled to the second source/drain region of the selected memory cell and to the second source/drain region(s) of the unselected memory cell(s).

In accordance with another embodiment, the control line may be coupled to the second source/drain regions of all the memory cells located in the row, in which the selected memory cell is located. In other words, in accordance with this embodiment, the control line may be a common control line coupled to the second source/drain regions of the memory cells in that row.

In accordance with an embodiment, the second voltage (i.e., the inhibit voltage) may have about the same value as the third voltage (i.e., the control voltage), while the first voltage may be different, e.g., lower than, the second and third voltages.

In accordance with an embodiment, the memory cells may be configured in accordance with one of the embodiments described herein.

FIG. 14 shows an operating scheme for a memory array 1490 in accordance with another embodiment. The memory array 1490 includes a plurality of memory cells 1200 arranged in rows and columns and coupled to bitlines 1291, wordlines 1292, select lines 1293 and control lines 1294 in a similar manner as the memory array 1290 in accordance with the embodiment shown in FIG. 12B. In accordance with one embodiment, the memory cells 1200 may be configured in accordance with one of the embodiments described herein. Only a section of the memory array 1490, namely the memory cells 1200 located at the crosspoints of rows i−1, i, i+1 with columns j−1, j and j+1 of the array 1490, is shown in FIG. 14. Each memory cell 1200 includes a charge storing memory cell structure 1210, a select structure 1220, a first source/drain region 1202 arranged proximate to the select structure 1220, and a second source/drain region 1203 arranged distant from the select structure 1220.

In accordance with the embodiment shown, the first source/drain regions 1202 of all memory cells 1200 in a column are coupled to a common bitline 1291, and the second source/drain regions 1203 of all memory cells 1200 in a row are coupled to a common control line 1294. For example, the first source/drain regions 1202 of all memory cells 1200 in the (j−1)-th column are coupled to a common bitline BL<j−1>, and the second source/drain regions 1203 of all memory cells 1200 in the (i−1)-th row are coupled to a common control line CL<i−1>, as shown in FIG. 14.

Furthermore, in accordance with the embodiment shown, the charge storing memory cell structures 1210 of all memory cells 1200 in a row are coupled to a common wordline 1292, and the select structures 1220 of all memory cells 1200 in a row are coupled to a common select line 1293. For example, the charge storing memory cell structures 1210 of all memory cells 1200 in the (i−1)-th row are coupled to a common wordline WL<i−1>, and the select structure 1220 of all memory cells 1200 in the (i−1)-th row are coupled to a common select line SL<i−1>.

In accordane with the embodiment shown, a zero voltage (0 V) is applied to the second source/drain regions 1203 of all memory cells 1200 in the (i−1)-th row and to all memory cells 1200 in the (i+1)-th row by means of the control lines CL<i−1> and CL<i+1>, respectively. Furthermore, a zero voltage (0 V) is applied to to the charge storing memory cell structures 1210 of all memory cells 1200 in the (i−1)-th row and to all memory cells 1200 in the (i+1)-th row by means of the wordlines WL<i−1> and WL<i+1>, respectively. Furthermore, a zero voltage (0 V) is applied to the the select structures 1220 of all memory cells 1200 in the (i−1)-th row and to all memory cells 1200 in the (i+1)-th row by means of the select lines SEL<i−1> and SEL<i+1>, respectively.

In accordance with another embodiment, a zero voltage (0 V) may also be applied to at least one one of control lines CL<i±k>, wordlines WL<i±k>, and select lines SEL<i±k> (k=2, 3, 4, . . . , etc.).

In the embodiment shown, the memory cell 1200a located at the crosspoint of the i-th row with the j-th column, that is, the memory cell 1200a coupled to bitline BL<j>, wordline WL, select line SEL and control line CL, is programmed by applying appropriate electrical potentials or voltages to the respective terminals of the memory cell 1200a. The memory cell 1200a will also be referred to as a selected memory cell in the following.

In accordance with an embodiment, a zero voltage (0 V) may be applied to bitline BL<j>, which is coupled to the first source/drain region 1202 of the selected memory cell 1200a, a voltage of about 11 volts may be applied to wordline WL, which is coupled to the charge storing memory cell structure 1210 (e.g., to a control gate) of the selected memory cell 1200a, a voltage of about 2 volts may be applied to select line SEL, which is coupled to the select structure 1220 of the selected memory cell 1200a, and a voltage of about 5 volts may be applied to control line CL, which is coupled to the second source/drain region 1203 of the selected memory cell 1200a, as shown in FIG. 14.

By means of applying the above-described potentials to the respective terminals of the selected memory cell 1200a, the memory cell 1200a may be programmed. For example, charge carriers (e.g., electrons) may be accelerated from the first source/drain region 1202 towards the second source/drain regions 1203 of the selected memory cell 1202a due to the potential difference of 5 volts (=5 V−0 V) between the first and second source/drain regions 1202, 1203, and may further be accelerated towards the charge storing memory cell structure 1210 that is coupled to the wordline WL with 11 volts potential, such that the charge storing memory cell structure may be charged with the charge carriers (e.g., electrons) and thus programmed. In accordance with alternative embodiments, other voltages may be used for programming the selected memory cell 1200a.

As bitline BL<j> is a common bitline that is coupled to the first source/drain regions 1202 of all memory cells 1200 in the j-th column, these first source/drain regions 1202 will have about the same potential (clearly, 0 V in accordance with the embodiment shown) during programming of the selected memory cell 1200a. Similarly, as control line CL is a common control line that is coupled to the second source/drain regions 1203 of all memory cells 1200 in the i-th row, these second source/drain regions 1203 will have about the same potential during programming of the selected memory cell 1200a.

Furthermore, in accordance with the embodiment shown, a voltage of about 5 volts is applied to bitline BL<j−1> and thus to the first source/drain regions 1202 of all memory cells 1200 in the (j−1)-th column. This voltage may be referred to as an inhibit voltage and may serve to inhibit or prevent programming of an unselected memory cell 1200 located at the crosspoint of the i-th row and the (j−1)-th column, that is clearly the left neighbor cell of the selected memory cell 1200a in the same row. Similarly, an inhibit voltage of about 5 volts is applied to bitline BL<j+1> and thus to the first source/drain regions 1202 of all memory cells 1200 in the (j+1)-th column. This voltage may serve to inhibit or prevent programming of an unselected memory cell 1200 located at the crosspoint of the i-th row and the (j+1)-th column, that is clearly the right neighbor cell of the selected memory cell 1200a in the same row.

In accordance with another embodiment, the inhibit voltage applied to the first source/drain regions 1202 of the unselected memory cells 1200 may have a value that is different from 5 volts. For example, in accordance with one embodiment, the inhibit voltage may have approximately the same value as the voltage that is applied to the control line that is coupled to the selected memory cell.

In accordance with another embodiment, an inhibit voltage may also be applied to at least one of bitlines BL<j±k> (k=2, 3, 4, . . . ) in order to inhibit or prevent programming of an unselected memory cell 1200 located at the crosspoint of the i-th row and the (j±k)-th column, that is clearly the k-th next neighbor cell to the left or right of the selected memory cell 1200a in the same row.

One effect of the operating scheme illustrated in FIG. 14 can be seen in that by applying an inhibit voltage to one or more bitlines coupled with unselected memory cells, a program gate disturb in these unselected memory cells (in other words, a gate disturb that may occur in an unselected memory cell during programming of a selected memory cell) may be reduced or at least partially eliminated. Thus, using the operating scheme as described above in a memory array, the yield may, for example, be increased.

In the following, additional features and potential effects of illustrative embodiments are discussed.

In accordance with some embodiments, a memory cell concept is described that may be optimized for minimum module area overhead and high endurance, and that may be integrated in a standard 1-transistor (1 T) stacked gate technology in a modular way. In accordance with some embodiments, the memory cell concept may be applied to a flash memory cell architecture.

A memory cell in accordance with some embodiments includes a select gate that may be realized in a spacer technique. In accordance with one embodiment, the select gate may be realized as a polysilicon spacer that may be formed at a sidewall of a 1-transistor (1 T) stacked gate cell. In accordance with one embodiment, the sidewall may face a source/drain region of the memory cell that is coupled to a common bitline. That is, in accordance with this embodiment, the select gate (or spacer select gate) may be oriented towards a source/drain region of the memory cell where a bitline contact of the cell may be. In other words, a source/drain region of the cell that is proximate to the select gate may be coupled to a common bit line. This orientation of the select gate may lead to improved disturb behavior or conditions of the cell. For example, in accordance with one embodiment, a program gate disturb (e.g., a Fowler-Nordheim gate disturb) may be reduced by a positive programming voltage applied to the source/drain region that is distant from the select gate.

In a memory cell arrangement in accordance with another embodiment, a program mechanism or programming of at least one memory cell may be realized by source side injection (SSI).

In a memory cell arrangement in accordance with another embodiment, an erase mechanism or erasing of at least one memory cell may be realized by Fowler-Nordheim (FN) well erase.

In accordance with one embodiment, the combination of these three techniques may allow for a very robust cell concept, which may be realized with low complexity on module design and thereby with low module area overhead.

In accordance with one embodiment, the use of a Fowler-Nordheim erase operation may improve retention after cycling performance, for example compared to a hot hole erase (HHE) operation.

In accordance with some embodiments, a memory cell arrangement is provided that includes at least one memory cell, wherein the memory cell may be particularly optimized on low module area overhead.

In accordance with some embodiments, voltages used in a memory cell arrangement (e.g., during write, erase or read operations) may all be below 12 V. This may be beneficial with respect to higher voltage devices in terms of area consumption.

In accordance with some embodiments, the select gate of a memory cell may be realized as a spacer. Thus, alignment problems may be reduced or avoided and/or no source underdiffusion may be necessary for coupling to the floating gate.

In accordance with some embodiments, a low number of charge pumps may be used.

In accordance with some embodiments, an overerase handling may be avoided due to the 2-transistor (2 T) construction (split gate concept).

In accordance with some embodiments, a higher write/erase endurance may be achieved as no field enhanced poly/poly erase (as used, e.g., by the conventional ESF-1 cell) is used.

In accordance with some embodiments, a lower number of wordlines may be used as a separate erase gate may be avoided.

In accordance with some embodiments, process integration may be much easier as there is no tunnelling through the sidewall oxide.

In accordance with some embodiments, the cells in a memory cell arrangement may be arranged or organized in a NOR architecture with a common source connection.

In accordance with some embodiments, page erase may be realized in the cell arrangement. By a page erase, only selected wordlines may be erased. If page erase functionality is provided, the common source may be realized in page granularity, in accordance with one embodiment.

In accordance with some embodiments, an erase operation of a selected memory cell of a memory cell arrangement may be achieved by means of a Fowler-Nordheim well erase mechanism, in which the overall voltage may be split between the wordline and a well (or the substrate) in or on which the cell is formed.

In a memory cell arrangement in accordance with some embodiments, a page erase may be achieved by inhibiting unselected wordlines with either a so-called partial inhibit (using, e.g., the biasing voltages given in row 851 of table 850), wherein a small positive voltage (e.g., +1.5 V) may be applied to unselected wordlines, or a so-called full inhibit (using, e.g., the biasing voltages given in row 852 of table 850), wherein the same voltage may be applied to both the unselected wordlines and the well (or the substrate) (e.g., +6 V).

A memory cell in accordance with one embodiment may have a read current in the range from about 5 μA to about 10 μA, although in accordance with other embodiments, the memory cell may have a read current in a different range, for example including current values less than 5 μA and/or higher than 10 μA in accordance with some embodiments.

A memory cell in accordance with another embodiment may have a floating gate (FG) that may partially overlap a source/drain region of the cell. For example, in accordance with an embodiment, the floating gate may have an overlap in the range from about 5 nm to about 10 nm, although in accordance with other embodiments, the floating gate may have an overlap in a different range, for example including values less than 5 nm and/or higher than 10 nm in accordance with some embodiments.

In a memory cell arrangement in accordance with another embodiment, the voltage difference between selected and unselected wordlines may be kept below about 12 V to 13 V. Thus, peripheral devices may not be changed, for example. In other words, high-voltage (HV) devices may not be needed in the wordline periphery.

A memory cell arrangement in accordance with some embodiments includes a first doping well and at least one additional doping well arranged within the substrate. The first doping well is arranged within the at least one additional doping well. In accordance with one embodiment, during erase operations, only the first doping well and the at least one additional doping well may be biased while source/drain regions of the cell arrangement may be left floating. In an alternative embodiment, the doping wells and source/drain regions may have the same potential.

In accordance with some embodiments, a memory cell concept is provided that may be used, for example, in embedded flash products such as smart cards (e.g., smart cards used in mobile communication (MobCom) devices), automotive microcontrollers (ATV μC's), etc.

In accordance with some embodiments, a memory cell concept is provided that includes a program mechanism by source side injection in combination with Fowler-Nordheim well erase and a select gate realized by a spacer technique. In accordance with some embodiments, the aforementioned features may be combined with a floating gate storage layer as a charge storing means of the memory cell.

In accordance with some embodiments, a memory cell may have a multi-well structure, wherein the individual wells may have alternating doping types. For example, the multi-well structure may include n doping wells (wherein n is an integer number greater than or equal to two) and a doped substrate, wherein the k-th doping well is arranged within the (k+1)-th doping well (for k=1, 2, . . . , n−1) and the n-th doping well is arranged within the substrate. A multi-well structure with two doping wells (n=2) and doped substrate may be referred to as a triple-well structure, a multi-well structure with three doping wells (n=3) and doped substrate may be referred to as a quadruple-well structure (or quattro-well structure), a multi-well structure with four doping wells (n=4) and doped substrate may be referred to as a quintuple-well structure, etc.

In accordance with one embodiment, a method for erasing a charge storing memory cell structure of a memory cell is provided. The memory cell includes a charge storing memory cell structure and a select structure. The charge storing memory cell structure is arranged in or above a first doping well which is arranged within at least one additional doping well. The charge storing memory cell structure is erased such that charge carriers (e.g., electrons) stored in the charge storing memory cell structure are drained via at least the first doping well.

A memory array in accordance with another embodiment includes a plurality of memory cells arranged in rows and columns. Each memory cell includes a charge storing memory cell structure, a select structure, a first source/drain region arranged proximate to the select structure, and a second source/drain region arranged distant from the select structure. In accordance with an embodiment, the select structure may include a select gate configured as a spacer and laterally disposed from a sidewall of the charge storing memory cell structure. In accordance with another embodiment, the charge storing memory cell structure may be configured as a floating gate memory cell structure and may, for example, include a floating gate and a control gate. In accordance with an embodiment, the first source/drain regions (i.e., the source/drain regions proximate to the select structure) of all memory cells in a column may be coupled to a common bitline. In other words, the first source/drain regions of all memory cells in a column may be tied together, in other words electrically coupled to one another. In accordance with another embodiment, the second source/drain regions (i.e., the source/drain regions distant from the select structure) of all memory cells in a row may be coupled to a common control line. In other words, the second source/drain regions of all memory cells in a row may be tied together, in other words electrically coupled to one another. In accordance with another embodiment, a common control line may run in parallel to a wordline that is coupled to all the memory cells in a row. In accordance, with another embodiment, a common bitline may run perpendicular to the wordline. In accordance with another embodiment, a programming voltage may be fed to a selected memory cell from the common control line, which is running in parallel to the wordline. In other words, in accordance with this embodiment, an electrical potential may be applied to the second source/drain region of the selected memory cell that is higher than an electrical potential applied to the first source/drain region of the selected memory cell. In accordance with another embodiment, an inhibit voltage may be applied to one or more unselected bitlines (in other words, bitlines connected to unselected memory cells) during programming of the selected memory cell. In accordance with an embodiment, the inhibit voltage may have about the same value as the programming voltage applied to the selected memory cell. In accordance with other embodiments, though, the inhibit voltage may have a different value. By means of the inhibit voltage, a gate disturb may, for example, be reduced or prevented in the unselected memory cells.

In accordance with another embodiment, a method of programming a memory cell of a memory array is provided, wherein the memory array includes a plurality of memory cells, each memory cell including a charge storing memory cell structure, a select structure, a first source/drain region arranged proximate to the select structure and a second source/drain region arragend distant from the select structure, and wherein programming a selected memory cell of the memory array includes tying together the second source/drain region of the selected memory cell and the second source/drain region of at least one unselected memory cell to a common first voltage, and applying second and third voltages to the first source/drain regions of the selected memory cell and unselected memory cell, respectively, wherein the second voltage is different from the third voltage.

While the invention has been particularly shown and described with reference to specific embodiments, it should be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention as defined by the appended claims. The scope of the invention is thus indicated by the appended claims and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced.

Claims

1. A memory cell arrangement, comprising: a substrate;at least one memory cell, comprising a charge storing memory cell structure and a select structure;a first doping well, a second doping well and a third doping well arranged within the substrate, wherein the charge storing memory cell structure is arranged in or above the first doping well, the first doping well is arranged within the second doping well, and the second doping well is arranged within the third doping well; anda control circuit coupled with the memory cell and configured to control the memory cell such that the charge storing memory cell structure is programmed or erased by charging or discharging the charge storing memory cell structure via at least the first doping well, wherein the control circuit comprises an erase circuit that is configured to provide at least one electric potential to the memory cell such that charge carriers stored in the charge storing memory cell structure are drained via at least the first doping well, wherein the erase circuit is configured to provide the same electric potential to the first, second and third doping wells.
2. The memory cell arrangement of claim 1, wherein the select structure comprises a select gate configured as a spacer and laterally disposed from a sidewall of the charge storing memory cell structure.
3. The memory cell arrangement of claim 1, wherein the erase circuit is configured to control the memory cell such that the charge storing memory cell structure is erased according to Fowler-Nordheim erase via at least the first doping well.
4. The memory cell arrangement of claim 1, further comprising at least one additional doping well arranged within the substrate, wherein the third doping well is arranged within the at least one additional doping well.
5. The memory cell arrangement of claim 1, wherein the charge storing memory cell structure is a non-volatile charge storing memory cell structure.
6. The memory cell arrangement of claim 5, wherein the charge storing memory cell structure is a floating gate memory cell structure or a charge trapping memory cell structure.
7. The memory cell arrangement of claim 1, wherein the control circuit comprises a program circuit that is configured to provide at least one electric potential to the memory cell such that charge carriers are introduced into the charge storing memory cell structure via at least the first doping well.
8. The memory cell arrangement of claim 7, wherein the program circuit is configured to control the memory cell such that the charge storing memory cell structure is programmed using a source side injection mechanism.
9. The memory cell arrangement of claim 1, further comprising: a first wordline structure coupled with the memory cell and the erase circuit;a second wordline structure coupled with another memory cell comprising another charge storing memory cell structure;wherein the erase circuit is configured to provide a wordline inhibit voltage to the second wordline and thereby to the other charge storing memory cell structure when erasing the charge storing memory cell structure.
10. The memory cell arrangement of claim 9, wherein the wordline inhibit voltage is substantially equal to a voltage provided to at least one of the first, second and third doping wells.
11. The memory cell arrangement of claim 9, wherein the wordline inhibit voltage is lower than a voltage provided to at least one of the first, second and third doping wells.
12. An electronic device, comprising: a logic arrangement comprising at least one logic device;a memory cell arrangement, comprising:a substrate; at least one memory cell, comprising a charge storing memory cell structure and a select structure;a first doping well, a second doping well and a third doping well arranged within the substrate, wherein the charge storing memory cell structure is arranged in or above the first doping well, the first doping well is arranged within the second doping well, and the second doping well is arranged within the third doping well; anda control circuit coupled with the memory cell and configured to control the memory cell such that the charge storing memory cell structure is programmed or erased by charging or discharging the charge storing memory cell structure via at least the first doping well, wherein the control circuit comprises an erase circuit that is configured to provide at least one electric potential to the memory cell such that charge carriers stored in the charge storing memory cell structure are drained via at least the first doping well, wherein the erase circuit is configured to provide the same electric potential to the first, second and third doping wells.
13. The electronic device of claim 12, wherein the select structure comprises a select gate configured as a spacer and laterally disposed from a sidewall of the charge storing memory cell structure.
14. The electronic device of claim 12, wherein the logic arrangement comprises at least one programmable logic device.
15. The electronic device of claim 12, wherein the control circuit is configured to control the memory cell such that the charge storing memory cell structure is erased according to Fowler-Nordheim erase via at least the first doping well.
16. The electronic device of claim 12, wherein the charge storing memory cell structure is a floating gate memory cell structure.
17. The electronic device of claim 12, configured as a smart card device.
18. A memory cell arrangement, comprising: a substrate;at least one memory cell comprising a charge storing memory cell structure and a select structure;a first doping well, a second doping well and a third doping well arranged within the substrate, wherein the charge storing memory cell structure is arranged in or above the first doping well, the first doping well is arranged within the second doping well, and the second doping well is arranged within the third doping well;a programming circuit coupled with the memory cell and configured to control the memory cell such that the charge storing memory cell structure is programmed by charging or discharging the charge storing memory cell structure via at least the first doping well; andan erase circuit coupled with the memory cell and configured to provide at least one electric potential to the memory cell such that charge carriers stored in the charge storing memory cell structure are drained via at least the first doping well, wherein the erase circuit is configured to provide the same electric potential to the first, second and third doping wells.
19. The memory cell arrangement of claim 18, wherein the select structure comprises a select gate configured as a spacer and laterally disposed from a sidewall of the charge storing memory cell structure.
20. The memory cell arrangement of claim 18, wherein the erase circuit is configured to control the memory cell such that the charge storing memory cell structure is erased according to Fowler-Nordheim erase via at least the first doping well.
21. The memory cell arrangement of claim 18, wherein the charge storing memory cell structure is a floating gate memory cell structure or a charge trapping memory cell structure.
22. The memory cell arrangement of claim 18, wherein the program circuit is configured to control the memory cell such that the charge storing memory cell structure is programmed using a source side injection mechanism.
23. The memory cell arrangement of claim 18, further comprising: a first wordline structure coupled with the memory cell and the erase circuit; anda second wordline structure coupled with another memory cell comprising another charge storing memory cell structure;wherein the erase circuit is configured to provide a wordline inhibit voltage to the second wordline when erasing the charge storing memory cell structure.
24. The memory cell arrangement of claim 23, wherein the wordline inhibit voltage is substantially equal to a voltage provided to at least one of the first, second and third doping wells.
25. The memory cell arrangement of claim 23, wherein the wordline inhibit voltage is lower than a voltage provided to at least one of the first, second and third doping wells.

Parent Case Info

This application claims the benefit of U.S. Provisional Application No. 60/968,989, filed on Aug. 30, 2007, entitled SSI/HHE Flash Cell Optimized for Small Memory Sizes, and U.S. Provisional Application No. 60/975,884, filed on Sep. 28, 2007, entitled SSI/FN Triple Poly Flash Cell Optimized for Small Memory Sizes, which applications are hereby incorporated herein by reference.

US Referenced Citations (976)

Number	Name	Date	Kind
3836992	Abbas et al.	Sep 1974	A
3849638	Greer	Nov 1974	A
3893085	Hansen	Jul 1975	A
3952325	Beale et al.	Apr 1976	A
4051464	Huang	Sep 1977	A
4099196	Simko	Jul 1978	A
4112509	Wall	Sep 1978	A
4119995	Simko	Oct 1978	A
4122544	McElroy	Oct 1978	A
4130900	Watanabe	Dec 1978	A
4162504	Hsu	Jul 1979	A
4185319	Stewart	Jan 1980	A
4209849	Schrenk	Jun 1980	A
4258378	Wall	Mar 1981	A
4266283	Perlegos et al.	May 1981	A
4274012	Simko	Jun 1981	A
4288863	Adam	Sep 1981	A
4297719	Hsu	Oct 1981	A
4305083	Gutierrez	Dec 1981	A
4314265	Simko	Feb 1982	A
4317110	Hsu	Feb 1982	A
4332077	Hsu	Jun 1982	A
4336603	Kotecha et al.	Jun 1982	A
4355375	Arakawa	Oct 1982	A
4366556	Kyomasu et al.	Dec 1982	A
4375085	Grise et al.	Feb 1983	A
4375087	Wanlass	Feb 1983	A
4398338	Tickle et al.	Aug 1983	A
4399523	Gerber et al.	Aug 1983	A
4417264	Angle	Nov 1983	A
4425631	Adam	Jan 1984	A
4429326	Watanabe et al.	Jan 1984	A
4460979	Brahmbhatt	Jul 1984	A
4462090	Iizuka	Jul 1984	A
4479203	Kuo	Oct 1984	A
4486769	Simko	Dec 1984	A
4486859	Hoffman	Dec 1984	A
4491859	Hijiya et al.	Jan 1985	A
4493058	Adam	Jan 1985	A
4513397	Ipri et al.	Apr 1985	A
4524429	Giebel	Jun 1985	A
4527256	Giebel	Jul 1985	A
4527258	Guterman	Jul 1985	A
4527259	Watanabe	Jul 1985	A
4566020	Shannon	Jan 1986	A
4577215	Stewart et al.	Mar 1986	A
4577295	Eitan et al.	Mar 1986	A
4599706	Guterman	Jul 1986	A
4616245	Topich et al.	Oct 1986	A
4617652	Simko	Oct 1986	A
4630086	Sato et al.	Dec 1986	A
4677590	Arakawa	Jun 1987	A
4683554	Lockwood et al.	Jul 1987	A
4725983	Terada	Feb 1988	A
4742491	Liang et al.	May 1988	A
4745579	Mead et al.	May 1988	A
4752912	Guterman	Jun 1988	A
4763299	Hazani	Aug 1988	A
4769788	Poeppelman et al.	Sep 1988	A
4794564	Watanabe	Dec 1988	A
4794565	Wu et al.	Dec 1988	A
4845680	Iwahashi	Jul 1989	A
4861730	Hsia et al.	Aug 1989	A
4862238	Shannon	Aug 1989	A
4870615	Maruyama et al.	Sep 1989	A
4888734	Lee et al.	Dec 1989	A
4888735	Lee et al.	Dec 1989	A
4905063	Beltram et al.	Feb 1990	A
4907197	Uchida	Mar 1990	A
4912749	Maruyama et al.	Mar 1990	A
4930105	Matsumoto et al.	May 1990	A
4943943	Hayashi et al.	Jul 1990	A
4945393	Beltram et al.	Jul 1990	A
4967393	Yokoyama et al.	Oct 1990	A
5021999	Kohda et al.	Jun 1991	A
5022009	Terada et al.	Jun 1991	A
5040036	Hazani	Aug 1991	A
5040147	Yoshizawa et al.	Aug 1991	A
5042009	Kazerounian et al.	Aug 1991	A
5047814	Hazani	Sep 1991	A
5049516	Arima	Sep 1991	A
5053841	Miyakawa et al.	Oct 1991	A
5058063	Wada et al.	Oct 1991	A
5073513	Lee	Dec 1991	A
5087583	Hazani	Feb 1992	A
5089433	Anand et al.	Feb 1992	A
5091326	Haskell	Feb 1992	A
5099297	Hazani	Mar 1992	A
5099451	Sourgen et al.	Mar 1992	A
5101249	Hijiya et al.	Mar 1992	A
5105386	Andoh et al.	Apr 1992	A
5120571	Gill et al.	Jun 1992	A
5138575	Ema et al.	Aug 1992	A
5140133	O'Brien et al.	Aug 1992	A
5153684	Shoji et al.	Oct 1992	A
5153854	Herold	Oct 1992	A
5162247	Hazani	Nov 1992	A
5166900	Kondo	Nov 1992	A
5166904	Hazani	Nov 1992	A
5170373	Doyle et al.	Dec 1992	A
5177705	McElroy et al.	Jan 1993	A
5182725	Andoh et al.	Jan 1993	A
5210048	Shoji et al.	May 1993	A
5218568	Lin et al.	Jun 1993	A
5220528	Mielke	Jun 1993	A
5231041	Arima et al.	Jul 1993	A
5241498	Yokokura	Aug 1993	A
5247346	Hazani	Sep 1993	A
5251169	Josephson	Oct 1993	A
5260593	Lee	Nov 1993	A
5260895	Shishikura	Nov 1993	A
5268585	Yamauchi	Dec 1993	A
5278785	Hazani	Jan 1994	A
5280446	Ma et al.	Jan 1994	A
5283758	Nakayama et al.	Feb 1994	A
5283759	Smith	Feb 1994	A
5284786	Sethi	Feb 1994	A
5293328	Amin et al.	Mar 1994	A
5293337	Aritome et al.	Mar 1994	A
5296397	Lee	Mar 1994	A
5303185	Hazani	Apr 1994	A
5304505	Hazani	Apr 1994	A
5311049	Tsuruta	May 1994	A
5324676	Guterman	Jun 1994	A
5326999	Kim et al.	Jul 1994	A
5329487	Gupta et al.	Jul 1994	A
5332914	Hazani	Jul 1994	A
5338952	Yamauchi	Aug 1994	A
5359218	Taneda	Oct 1994	A
5359573	Wang	Oct 1994	A
5360756	Tamura	Nov 1994	A
5401991	Imura	Mar 1995	A
5402371	Ono	Mar 1995	A
5402373	Aritome et al.	Mar 1995	A
5414286	Yamauchi	May 1995	A
5414665	Kodama	May 1995	A
5430675	Yajima et al.	Jul 1995	A
5432740	D'Arrigo et al.	Jul 1995	A
5436479	Devin	Jul 1995	A
5440518	Hazani	Aug 1995	A
5442589	Kowalski	Aug 1995	A
5455792	Yi	Oct 1995	A
5455793	Amin et al.	Oct 1995	A
5477068	Ozawa	Dec 1995	A
5494838	Chang et al.	Feb 1996	A
5514607	Taneda	May 1996	A
5515319	Smayling et al.	May 1996	A
5523970	Riggio, Jr.	Jun 1996	A
5528547	Aritome et al.	Jun 1996	A
5544103	Lambertson	Aug 1996	A
5557569	Smayling et al.	Sep 1996	A
5559735	Ono et al.	Sep 1996	A
5572054	Wang et al.	Nov 1996	A
5608676	Medlock et al.	Mar 1997	A
5610858	Iwahashi	Mar 1997	A
5617358	Kodama	Apr 1997	A
5621683	Young	Apr 1997	A
5640031	Keshtbod	Jun 1997	A
5640346	Preslar	Jun 1997	A
5646430	Kaya et al.	Jul 1997	A
5656838	Shinmori	Aug 1997	A
5656839	Komori et al.	Aug 1997	A
5666307	Chang	Sep 1997	A
5666309	Peng et al.	Sep 1997	A
5677867	Hazani	Oct 1997	A
5677871	Pio et al.	Oct 1997	A
5680346	Pathak et al.	Oct 1997	A
5691939	Chang et al.	Nov 1997	A
5706227	Chang et al.	Jan 1998	A
5706228	Chang et al.	Jan 1998	A
5736443	Park et al.	Apr 1998	A
5742542	Lin et al.	Apr 1998	A
5753953	Fukumoto	May 1998	A
5776787	Keshtbod	Jul 1998	A
5784327	Hazani	Jul 1998	A
5789297	Wang et al.	Aug 1998	A
5793080	Hwang	Aug 1998	A
5801414	Shinmori	Sep 1998	A
5812452	Hoang	Sep 1998	A
5821581	Kaya et al.	Oct 1998	A
5822259	Maccarrone et al.	Oct 1998	A
5825062	Muramoto	Oct 1998	A
5835409	Lambertson	Nov 1998	A
5841161	Lim et al.	Nov 1998	A
5844271	Sethi et al.	Dec 1998	A
5850361	Pascucci	Dec 1998	A
5856688	Lee et al.	Jan 1999	A
5856943	Jeng	Jan 1999	A
5859455	Yu	Jan 1999	A
5862076	Eitan	Jan 1999	A
5862082	Dejenfelt et al.	Jan 1999	A
5874759	Park	Feb 1999	A
5889704	McPartland	Mar 1999	A
5898619	Chang et al.	Apr 1999	A
5898630	Madurawe	Apr 1999	A
5912840	Gonzalez et al.	Jun 1999	A
5912842	Chang et al.	Jun 1999	A
5912844	Chen et al.	Jun 1999	A
5914514	Dejenfelt et al.	Jun 1999	A
5918125	Guo et al.	Jun 1999	A
5943261	Lee	Aug 1999	A
5949706	Chang et al.	Sep 1999	A
5952691	Yamaguchi	Sep 1999	A
5953255	Lee	Sep 1999	A
5963476	Hung et al.	Oct 1999	A
5963478	Sedlak	Oct 1999	A
5966325	Nakanishi et al.	Oct 1999	A
5966328	Kobatake	Oct 1999	A
5966332	Takano	Oct 1999	A
5969992	Mehta et al.	Oct 1999	A
5978253	Lee et al.	Nov 1999	A
5978272	Fang et al.	Nov 1999	A
5978276	Wong	Nov 1999	A
5981340	Chang et al.	Nov 1999	A
5986931	Caywood	Nov 1999	A
5986941	Pang et al.	Nov 1999	A
5998830	Kwon	Dec 1999	A
6005807	Chen	Dec 1999	A
6005809	Sung et al.	Dec 1999	A
6011717	Brigati et al.	Jan 2000	A
6014328	Onakado et al.	Jan 2000	A
6021066	Lam	Feb 2000	A
6025229	Hong	Feb 2000	A
6031759	Ohashi	Feb 2000	A
6032248	Curry et al.	Feb 2000	A
6034892	Choi	Mar 2000	A
6034896	Ranaweera et al.	Mar 2000	A
6040218	Lam	Mar 2000	A
6044021	Sedlak	Mar 2000	A
6057197	Sung	May 2000	A
6057575	Jenq	May 2000	A
6058043	Houdt et al.	May 2000	A
6064595	Logie et al.	May 2000	A
6067252	Ma	May 2000	A
6087695	Chen	Jul 2000	A
6091638	Chang	Jul 2000	A
6097631	Guedj	Aug 2000	A
6104057	Nakanishi et al.	Aug 2000	A
6107141	Hsu et al.	Aug 2000	A
6111287	Arai	Aug 2000	A
6115315	Yoshida	Sep 2000	A
6121087	Mann et al.	Sep 2000	A
6125060	Chang	Sep 2000	A
6128219	Pio et al.	Oct 2000	A
6128220	Banyai et al.	Oct 2000	A
6128222	Moreaux	Oct 2000	A
6128223	Sasai et al.	Oct 2000	A
6134144	Lin et al.	Oct 2000	A
6134147	Kaneda	Oct 2000	A
6136652	Hazani	Oct 2000	A
6137724	Kalnitsky et al.	Oct 2000	A
6141250	Kashimura	Oct 2000	A
6144586	Van Houdt et al.	Nov 2000	A
6147912	Kitazawa	Nov 2000	A
6151254	Kanamori	Nov 2000	A
6157568	Schmidt	Dec 2000	A
6157569	Nomura et al.	Dec 2000	A
6157574	Kalnitsky et al.	Dec 2000	A
6166786	Ohkubo et al.	Dec 2000	A
6168995	Kelley et al.	Jan 2001	B1
6169307	Takahashi et al.	Jan 2001	B1
6171908	Chen	Jan 2001	B1
6181607	Lee et al.	Jan 2001	B1
6184088	Kurooka et al.	Feb 2001	B1
6184554	Chen	Feb 2001	B1
6185133	Chan et al.	Feb 2001	B1
6188605	Nomura et al.	Feb 2001	B1
6195285	Yamamoto et al.	Feb 2001	B1
6195293	Yun et al.	Feb 2001	B1
6201725	Yao et al.	Mar 2001	B1
6208559	Tu et al.	Mar 2001	B1
6212100	Choi	Apr 2001	B1
6212102	Georgakos et al.	Apr 2001	B1
6214666	Mehta	Apr 2001	B1
6215688	Pio	Apr 2001	B1
6215700	Fong et al.	Apr 2001	B1
6222759	Chi-Hung	Apr 2001	B1
6232180	Chen	May 2001	B1
6232185	Wang	May 2001	B1
6232634	Wu et al.	May 2001	B1
6236595	Gerber et al.	May 2001	B1
6246612	Van Houdt et al.	Jun 2001	B1
6252270	Gregor et al.	Jun 2001	B1
6261907	Chang	Jul 2001	B1
6266274	Pockrandt et al.	Jul 2001	B1
6271091	Park	Aug 2001	B1
6271560	Kalnitsky et al.	Aug 2001	B1
6275413	Naura	Aug 2001	B1
6282123	Mehta	Aug 2001	B1
6282124	Van Houdt et al.	Aug 2001	B1
6284601	Hoang	Sep 2001	B1
6285589	Kajitani	Sep 2001	B1
6288938	Park et al.	Sep 2001	B1
6291297	Chen	Sep 2001	B1
6291855	Chang et al.	Sep 2001	B1
6294811	Fong et al.	Sep 2001	B1
6295226	Yang	Sep 2001	B1
6295229	Chang et al.	Sep 2001	B1
6307781	Shum	Oct 2001	B1
6307784	Hamilton et al.	Oct 2001	B1
6307807	Sakui et al.	Oct 2001	B1
6313500	Kelley et al.	Nov 2001	B1
6314022	Kawata et al.	Nov 2001	B1
6323089	Kao et al.	Nov 2001	B1
6323515	Yamazaki et al.	Nov 2001	B1
6326661	Dormans et al.	Dec 2001	B1
6331721	Sung et al.	Dec 2001	B1
6344994	Hamilton et al.	Feb 2002	B1
6348711	Eitan	Feb 2002	B1
6349061	Yoneyama et al.	Feb 2002	B1
6362046	Arai	Mar 2002	B1
6368918	Cunningham et al.	Apr 2002	B2
6372568	Strenz	Apr 2002	B1
6377490	Takahashi et al.	Apr 2002	B1
6381173	Zatelli	Apr 2002	B1
6388922	Fujiwara et al.	May 2002	B1
6392927	Yamauchi	May 2002	B2
6414350	Hsieh et al.	Jul 2002	B1
6414872	Bergemont et al.	Jul 2002	B1
6418062	Hayashi et al.	Jul 2002	B1
6420232	Wu	Jul 2002	B1
6426897	Jung et al.	Jul 2002	B1
6433382	Orlowski et al.	Aug 2002	B1
6438028	Kobayashi et al.	Aug 2002	B1
6442074	Hamilton et al.	Aug 2002	B1
6448138	Clementi et al.	Sep 2002	B1
6459615	McPartland et al.	Oct 2002	B1
6459616	Beauchamp et al.	Oct 2002	B1
6476440	Shin	Nov 2002	B1
6486509	Van Houdt	Nov 2002	B1
6493261	Hamilton et al.	Dec 2002	B1
6493262	Wald et al.	Dec 2002	B1
6493264	Yamauchi	Dec 2002	B2
6504207	Chen et al.	Jan 2003	B1
6512696	Fan et al.	Jan 2003	B1
6512701	Hamilton et al.	Jan 2003	B1
6515899	Tu et al.	Feb 2003	B1
6528843	Wu	Mar 2003	B1
6529441	Cummins et al.	Mar 2003	B1
6535431	Pio et al.	Mar 2003	B1
6555870	Kirisawa	Apr 2003	B1
6556481	Hsu et al.	Apr 2003	B1
6614694	Yeh et al.	Sep 2003	B1
6621736	Mirgorodski et al.	Sep 2003	B1
6624029	Lojek et al.	Sep 2003	B2
6630381	Hazani	Oct 2003	B1
6635533	Chang et al.	Oct 2003	B1
6653682	Houdt et al.	Nov 2003	B1
6687162	Hsueh et al.	Feb 2004	B1
6693830	Hu et al.	Feb 2004	B1
6703662	Koishikawa	Mar 2004	B1
6710396	Wu	Mar 2004	B1
6711063	Dejenfelt et al.	Mar 2004	B1
6721204	Yeh et al.	Apr 2004	B1
6744664	Wu	Jun 2004	B1
6756632	Chen et al.	Jun 2004	B1
6757196	Tsao et al.	Jun 2004	B1
6798012	Ma et al.	Sep 2004	B1
6816414	Prinz	Nov 2004	B1
6819594	Lee et al.	Nov 2004	B2
6828194	Chan et al.	Dec 2004	B2
6828623	Guo et al.	Dec 2004	B1
6830963	Forbes	Dec 2004	B1
6831326	Hsieh	Dec 2004	B1
6833582	Mine et al.	Dec 2004	B2
6835979	Liu et al.	Dec 2004	B1
6838342	Ding	Jan 2005	B1
6842370	Forbes	Jan 2005	B2
6842372	Hu	Jan 2005	B1
6842374	Lee et al.	Jan 2005	B2
6847556	Cho	Jan 2005	B2
6873550	Mihnea	Mar 2005	B2
6878588	Dong et al.	Apr 2005	B2
6878991	Forbes	Apr 2005	B1
6894932	Melik-Martirosian et al.	May 2005	B1
6897515	Fujiwara	May 2005	B2
6901006	Kobayashi et al.	May 2005	B1
6901010	Hamilton et al.	May 2005	B1
6903407	Kang	Jun 2005	B1
6920067	Hsu et al.	Jul 2005	B2
6934190	Liu et al.	Aug 2005	B1
6937514	Hasegawa	Aug 2005	B2
6952366	Forbes	Oct 2005	B2
6977412	Smith	Dec 2005	B2
6979856	Nishizaka et al.	Dec 2005	B2
6979857	Forbes	Dec 2005	B2
6992927	Poplevine et al.	Jan 2006	B1
7002865	Agata et al.	Feb 2006	B2
7009888	Masuoka et al.	Mar 2006	B2
7020018	Hsieh et al.	Mar 2006	B2
7023732	Sekimoto et al.	Apr 2006	B2
7072217	Prall	Jul 2006	B2
7075127	Kothandaraman et al.	Jul 2006	B2
7075140	Spadea	Jul 2006	B2
7075146	Forbes	Jul 2006	B2
7075831	Mihnea et al.	Jul 2006	B2
7102188	Yao et al.	Sep 2006	B1
7102191	Forbes	Sep 2006	B2
7106629	Chu et al.	Sep 2006	B2
7113431	Hamilton et al.	Sep 2006	B1
7115470	Park et al.	Oct 2006	B2
7115943	Mine et al.	Oct 2006	B2
7116583	Sander et al.	Oct 2006	B2
7157769	Forbes	Jan 2007	B2
7160777	Choi et al.	Jan 2007	B2
7167398	Liu et al.	Jan 2007	B1
7184315	Forbes	Feb 2007	B2
7184316	Cho et al.	Feb 2007	B2
7202523	Forbes	Apr 2007	B2
7211487	Chindalore et al.	May 2007	B2
7211858	Prinz	May 2007	B2
7220634	Prall et al.	May 2007	B2
7221018	Forbes	May 2007	B2
7236398	Smolen et al.	Jun 2007	B1
7241654	Forbes	Jul 2007	B2
7242613	Sakui et al.	Jul 2007	B2
7289365	Shuto	Oct 2007	B2
7304350	Misaki	Dec 2007	B2
7315058	Hikita	Jan 2008	B2
7339827	Yasui et al.	Mar 2008	B2
7339833	Jono et al.	Mar 2008	B2
7342833	Cavins et al.	Mar 2008	B2
7355327	Kimura et al.	Apr 2008	B2
7365387	Benjamin	Apr 2008	B2
7393748	Arai et al.	Jul 2008	B2
7414889	Lue et al.	Aug 2008	B2
7439782	Kamoshida	Oct 2008	B2
7453117	Sudo et al.	Nov 2008	B2
7468913	Kawamura et al.	Dec 2008	B2
7482660	Osari	Jan 2009	B2
7486565	Edahiro	Feb 2009	B2
7505325	Chang	Mar 2009	B2
7508852	Arahira	Mar 2009	B2
7515467	Yuda	Apr 2009	B2
7525844	Edahiro	Apr 2009	B2
7528436	Georgescu et al.	May 2009	B2
7542349	Rai et al.	Jun 2009	B2
7544980	Chindalore et al.	Jun 2009	B2
7551491	Kim et al.	Jun 2009	B2
7557008	Rao et al.	Jul 2009	B2
7590000	McCollum et al.	Sep 2009	B2
7592221	Kanamori	Sep 2009	B2
7598561	Chen et al.	Oct 2009	B2
7619278	Kuboyama et al.	Nov 2009	B2
7663916	Chih et al.	Feb 2010	B2
7671399	Sudo et al.	Mar 2010	B2
7721703	Kakuho et al.	May 2010	B2
7728378	Ueda et al.	Jun 2010	B2
7750393	Kim et al.	Jul 2010	B2
7787290	Takemura et al.	Aug 2010	B2
7813180	Kim et al.	Oct 2010	B2
7817468	Isobe et al.	Oct 2010	B2
7884416	Watanabe et al.	Feb 2011	B2
7888209	Nansei	Feb 2011	B2
7889549	Saitou	Feb 2011	B2
7915666	Yasui et al.	Mar 2011	B2
7939890	Yamauchi	May 2011	B2
20010003366	Hayashi	Jun 2001	A1
20010004325	Choi	Jun 2001	A1
20010019506	Chen	Sep 2001	A1
20010022359	Mehta	Sep 2001	A1
20010024394	Kim	Sep 2001	A1
20010026480	Chang	Oct 2001	A1
20010030341	Verhaar	Oct 2001	A1
20020000606	Eitan	Jan 2002	A1
20020011621	Takasu	Jan 2002	A1
20020021587	Sakui	Feb 2002	A1
20020031018	Noro	Mar 2002	A1
20020043682	Yamazaki	Apr 2002	A1
20020050610	Dray	May 2002	A1
20020057600	Sakui	May 2002	A1
20020064071	Takahashi et al.	May 2002	A1
20020067641	Ogura	Jun 2002	A1
20020071308	Muranaka	Jun 2002	A1
20020089013	Arai	Jul 2002	A1
20020089877	Yi	Jul 2002	A1
20020089878	Park	Jul 2002	A1
20020100926	Kim	Aug 2002	A1
20020114185	Blyth	Aug 2002	A1
20020131299	Yamazoe	Sep 2002	A1
20020131304	Ogura	Sep 2002	A1
20020136058	Hsu	Sep 2002	A1
20020137290	Wils	Sep 2002	A1
20020145159	Ishii	Oct 2002	A1
20020145915	Ogura	Oct 2002	A1
20020146883	Furuhata	Oct 2002	A1
20020158285	Clementi	Oct 2002	A1
20020159293	Hamilton	Oct 2002	A1
20020163832	Bertrand	Nov 2002	A1
20020163838	Guterman	Nov 2002	A1
20020168818	Bergemont	Nov 2002	A1
20020175353	Dray	Nov 2002	A1
20020175394	Wu	Nov 2002	A1
20020176286	Bergemont	Nov 2002	A1
20020179965	Kim	Dec 2002	A1
20020179977	Wong et al.	Dec 2002	A1
20020181287	Hsu	Dec 2002	A1
20020182807	Dormans	Dec 2002	A1
20020190307	Tuan	Dec 2002	A1
20020191439	Caywood	Dec 2002	A1
20020191458	Kobayashi	Dec 2002	A1
20030012054	Kim	Jan 2003	A1
20030013255	Lojek	Jan 2003	A1
20030016555	Kubota	Jan 2003	A1
20030022441	Ogura	Jan 2003	A1
20030034517	Chen	Feb 2003	A1
20030035329	Tailliet	Feb 2003	A1
20030039146	Choi	Feb 2003	A1
20030048661	Sakui	Mar 2003	A1
20030053347	Wang	Mar 2003	A1
20030054609	Kobayashi	Mar 2003	A1
20030071301	Wald	Apr 2003	A1
20030081460	Choi	May 2003	A1
20030086296	Wu	May 2003	A1
20030095436	Hoang	May 2003	A1
20030109099	Georgakos	Jun 2003	A1
20030116789	Noro	Jun 2003	A1
20030119213	Chou	Jun 2003	A1
20030127684	Yoo	Jul 2003	A1
20030137063	Song	Jul 2003	A1
20030141538	Hayashi	Jul 2003	A1
20030142549	Rowlandson	Jul 2003	A1
20030161184	Lee	Aug 2003	A1
20030189858	Sowards	Oct 2003	A1
20030189864	Sim	Oct 2003	A1
20030201467	Liu	Oct 2003	A1
20030208663	Van Buskirk	Nov 2003	A1
20030211689	Yoo	Nov 2003	A1
20030218203	Hsieh	Nov 2003	A1
20030218911	Terzioglu	Nov 2003	A1
20030218913	Le	Nov 2003	A1
20030230775	Chang	Dec 2003	A1
20030235083	Swift	Dec 2003	A1
20040000688	Harari	Jan 2004	A1
20040000689	Lai	Jan 2004	A1
20040007732	Wong	Jan 2004	A1
20040014274	Wils	Jan 2004	A1
20040014284	Kim	Jan 2004	A1
20040031853	Peng	Feb 2004	A1
20040031986	Yamazaki	Feb 2004	A1
20040032763	Chung	Feb 2004	A1
20040032788	Sakui	Feb 2004	A1
20040041203	Kim	Mar 2004	A1
20040046204	Choi	Mar 2004	A1
20040046210	Kang	Mar 2004	A1
20040048432	Na	Mar 2004	A1
20040061168	Cappelletti et al.	Apr 2004	A1
20040062118	Chindalore	Apr 2004	A1
20040063283	Guterman	Apr 2004	A1
20040065917	Fan	Apr 2004	A1
20040071011	Nishizaka	Apr 2004	A1
20040071020	Chang	Apr 2004	A1
20040080012	Kim	Apr 2004	A1
20040084710	Baker, Jr.	May 2004	A1
20040095808	Kurata	May 2004	A1
20040105319	Jeng	Jun 2004	A1
20040109364	Yang	Jun 2004	A1
20040129971	Owen	Jul 2004	A1
20040129985	Lee	Jul 2004	A1
20040130945	Sim	Jul 2004	A1
20040132250	Hazani	Jul 2004	A1
20040136240	Zheng	Jul 2004	A1
20040152268	Chu	Aug 2004	A1
20040175885	Schmitz	Sep 2004	A1
20040175886	Slotboom	Sep 2004	A1
20040178456	Park	Sep 2004	A1
20040183122	Mine	Sep 2004	A1
20040195589	Hsu	Oct 2004	A1
20040196698	Hsu	Oct 2004	A1
20040201059	Ding	Oct 2004	A1
20040207025	Chiba	Oct 2004	A1
20040212008	Hasegawa	Oct 2004	A1
20040212023	Umezawa	Oct 2004	A1
20040228181	Maemura	Nov 2004	A1
20040232473	Hsu	Nov 2004	A1
20040235249	Schaijk	Nov 2004	A1
20040238974	Baik	Dec 2004	A1
20040256653	Iwata	Dec 2004	A1
20040256657	Hung	Dec 2004	A1
20040259310	Chang	Dec 2004	A1
20040262668	Wang	Dec 2004	A1
20040264227	Kojima	Dec 2004	A1
20050002235	Kaneda	Jan 2005	A1
20050006691	Wu	Jan 2005	A1
20050017287	Chih	Jan 2005	A1
20050018504	Marinelli	Jan 2005	A1
20050029580	Kim	Feb 2005	A1
20050030793	Hsu	Feb 2005	A1
20050041475	Park	Feb 2005	A1
20050042826	Chang	Feb 2005	A1
20050047213	Umezawa	Mar 2005	A1
20050048718	Ahn	Mar 2005	A1
20050052918	Dormans	Mar 2005	A1
20050057971	Hsieh	Mar 2005	A1
20050062091	Ding	Mar 2005	A1
20050062096	Sasago	Mar 2005	A1
20050073001	Kamigaichi	Apr 2005	A1
20050078527	Liu	Apr 2005	A1
20050083738	Huang	Apr 2005	A1
20050083744	Arai	Apr 2005	A1
20050085181	Tao	Apr 2005	A1
20050087794	Chen	Apr 2005	A1
20050087796	Jung	Apr 2005	A1
20050088879	Kim	Apr 2005	A1
20050099847	Ichige	May 2005	A1
20050099849	Lutze	May 2005	A1
20050101080	Choi	May 2005	A1
20050105332	Shih	May 2005	A1
20050111258	Terzioglu	May 2005	A1
20050111262	Huang	May 2005	A1
20050117419	Hoshino	Jun 2005	A1
20050122778	Pio	Jun 2005	A1
20050127429	Otsuga	Jun 2005	A1
20050135155	Ishimaru	Jun 2005	A1
20050141277	Furuyama	Jun 2005	A1
20050141281	Jung	Jun 2005	A1
20050145924	Liu	Jul 2005	A1
20050145927	Hsu	Jul 2005	A1
20050145929	Wu	Jul 2005	A1
20050146937	Fan	Jul 2005	A1
20050161729	Dong	Jul 2005	A1
20050162885	Kanamitsu	Jul 2005	A1
20050164451	Ogura	Jul 2005	A1
20050169052	Hsu	Aug 2005	A1
20050170586	Choi	Aug 2005	A1
20050174851	Ding	Aug 2005	A1
20050180214	Park	Aug 2005	A1
20050184330	Ding	Aug 2005	A1
20050184332	Hirooka	Aug 2005	A1
20050190595	Chu	Sep 2005	A1
20050196913	Hsiao et al.	Sep 2005	A1
20050199938	Sakuma	Sep 2005	A1
20050212034	Sasago	Sep 2005	A1
20050213386	Levi	Sep 2005	A1
20050213418	Oga	Sep 2005	A1
20050219900	Kamigaki	Oct 2005	A1
20050219913	Choi	Oct 2005	A1
20050219914	Sarin	Oct 2005	A1
20050219923	Eneland	Oct 2005	A1
20050224858	Hung et al.	Oct 2005	A1
20050224862	Iino	Oct 2005	A1
20050224894	Ichige	Oct 2005	A1
20050226053	Takikawa	Oct 2005	A1
20050227437	Dong	Oct 2005	A1
20050230736	Ishimaru	Oct 2005	A1
20050232016	Hung	Oct 2005	A1
20050237801	Shih	Oct 2005	A1
20050237808	Ichikawa	Oct 2005	A1
20050237817	Umezawa	Oct 2005	A1
20050237842	Takeuchi	Oct 2005	A1
20050239245	Yamauchi	Oct 2005	A1
20050243594	Sander	Nov 2005	A1
20050243601	Harari	Nov 2005	A1
20050243603	Kobayashi	Nov 2005	A1
20050245031	Jeon	Nov 2005	A1
20050248984	Ogura	Nov 2005	A1
20050253182	Hung	Nov 2005	A1
20050253184	Hung	Nov 2005	A1
20050258473	Yoshida	Nov 2005	A1
20050265077	Lee	Dec 2005	A1
20050269622	Klinger	Dec 2005	A1
20050270851	Kato	Dec 2005	A1
20050272205	Ding	Dec 2005	A1
20050275002	Shone	Dec 2005	A1
20050276106	Chen	Dec 2005	A1
20050281087	Shirota	Dec 2005	A1
20050281092	Lindsay	Dec 2005	A1
20050281125	Chung	Dec 2005	A1
20050282332	Hsu	Dec 2005	A1
20050285178	Abbott	Dec 2005	A1
20050286303	Mirabel	Dec 2005	A1
20050286312	Wu	Dec 2005	A1
20060007724	Lee	Jan 2006	A1
20060007732	Yeh	Jan 2006	A1
20060011967	Shone	Jan 2006	A1
20060011971	Hara	Jan 2006	A1
20060013032	Kurata	Jan 2006	A1
20060018161	Chen	Jan 2006	A1
20060019445	Chen	Jan 2006	A1
20060022253	Anderson	Feb 2006	A1
20060023506	Jung	Feb 2006	A1
20060023509	Kodaira	Feb 2006	A1
20060024887	Wong	Feb 2006	A1
20060027853	Kanamori	Feb 2006	A1
20060030105	Prinz	Feb 2006	A1
20060033146	Wang	Feb 2006	A1
20060040440	Chen	Feb 2006	A1
20060044876	Shone	Mar 2006	A1
20060049451	Georgescu	Mar 2006	A1
20060050557	Ishimaru	Mar 2006	A1
20060062069	Jeon	Mar 2006	A1
20060073702	Shone	Apr 2006	A1
20060076607	Kang	Apr 2006	A1
20060083045	Kamoshida	Apr 2006	A1
20060083066	Hasegawa	Apr 2006	A1
20060083072	Umezawa	Apr 2006	A1
20060086970	Kim	Apr 2006	A1
20060098505	Cho	May 2006	A1
20060108628	Hung	May 2006	A1
20060109713	Cheng	May 2006	A1
20060118854	Lee	Jun 2006	A1
20060118856	Lojek	Jun 2006	A1
20060120155	Sato	Jun 2006	A1
20060131633	Bhattacharyya	Jun 2006	A1
20060131639	Jenq	Jun 2006	A1
20060133151	Oberhuber	Jun 2006	A1
20060138534	Kim	Jun 2006	A1
20060158940	Shappir	Jul 2006	A1
20060160286	Hwang	Jul 2006	A1
20060163642	Widdershoven et al.	Jul 2006	A1
20060166420	Van Duuren	Jul 2006	A1
20060166441	Yoo	Jul 2006	A1
20060170026	Wong	Aug 2006	A1
20060170028	Jeon	Aug 2006	A1
20060172491	Chen	Aug 2006	A1
20060180853	Ryu	Aug 2006	A1
20060186459	Chang	Aug 2006	A1
20060186463	Sasago	Aug 2006	A1
20060186481	Yang et al.	Aug 2006	A1
20060190644	Fallon	Aug 2006	A1
20060193167	Hoefler	Aug 2006	A1
20060197144	Thomas	Sep 2006	A1
20060198189	Lue	Sep 2006	A1
20060199336	Kang	Sep 2006	A1
20060202255	Jeon	Sep 2006	A1
20060203543	Jeong	Sep 2006	A1
20060203552	Chen	Sep 2006	A1
20060215460	Liu	Sep 2006	A1
20060220100	Tanaka	Oct 2006	A1
20060221682	Chih	Oct 2006	A1
20060227608	Lusky	Oct 2006	A1
20060234456	Anderson	Oct 2006	A1
20060240617	Torii	Oct 2006	A1
20060240653	Bhattacharyya	Oct 2006	A1
20060244043	Wang	Nov 2006	A1
20060245233	Mikolajick	Nov 2006	A1
20060245263	Sakui	Nov 2006	A1
20060250844	Lee	Nov 2006	A1
20060250847	Campardo	Nov 2006	A1
20060261399	Widjaja	Nov 2006	A1
20060261400	Sudo	Nov 2006	A1
20060262603	La Rosa	Nov 2006	A1
20060273374	Kobayashi	Dec 2006	A1
20060275986	Kobayashi	Dec 2006	A1
20060278915	Lee	Dec 2006	A1
20060279997	Hsu	Dec 2006	A1
20060281260	Lue	Dec 2006	A1
20060284239	Park	Dec 2006	A1
20060284240	Hsieh	Dec 2006	A1
20060284243	Hsu	Dec 2006	A1
20060292792	Van Schaijk	Dec 2006	A1
20070001218	Hong	Jan 2007	A1
20070002645	Roehr	Jan 2007	A1
20070004135	Chindalore	Jan 2007	A1
20070004142	Shone	Jan 2007	A1
20070007575	Ding	Jan 2007	A1
20070007581	Chen	Jan 2007	A1
20070015331	Forbes	Jan 2007	A1
20070018221	Swift	Jan 2007	A1
20070018222	Sadd	Jan 2007	A1
20070018232	Chindalore	Jan 2007	A1
20070018240	Chindalore	Jan 2007	A1
20070020820	Chindalore	Jan 2007	A1
20070020831	Chindalore	Jan 2007	A1
20070020845	Swift	Jan 2007	A1
20070020853	Gao	Jan 2007	A1
20070020856	Sadd	Jan 2007	A1
20070023820	Yang	Feb 2007	A1
20070025153	Wu	Feb 2007	A1
20070029625	Lue	Feb 2007	A1
20070032018	Tuntasood	Feb 2007	A1
20070034934	Arai	Feb 2007	A1
20070034935	Haraguchi	Feb 2007	A1
20070034936	Van Schaijk	Feb 2007	A1
20070036003	Bae	Feb 2007	A1
20070045716	Chen	Mar 2007	A1
20070054448	Choi	Mar 2007	A1
20070054452	Hong	Mar 2007	A1
20070057031	Lee	Mar 2007	A1
20070058440	Lu	Mar 2007	A1
20070063262	Violette	Mar 2007	A1
20070064488	Tanaka	Mar 2007	A1
20070066083	Yang	Mar 2007	A1
20070069275	Tsui	Mar 2007	A1
20070076490	Kurata	Apr 2007	A1
20070077754	Ngo	Apr 2007	A1
20070085132	Sanada	Apr 2007	A1
20070087482	Yeh	Apr 2007	A1
20070087550	Chaudhry	Apr 2007	A1
20070093024	Fu	Apr 2007	A1
20070099381	Walker	May 2007	A1
20070108503	Chen	May 2007	A1
20070108507	Wang	May 2007	A1
20070109870	Kurata	May 2007	A1
20070111451	Kim	May 2007	A1
20070120173	Lojek	May 2007	A1
20070126050	Kim	Jun 2007	A1
20070128815	Iino	Jun 2007	A1
20070132001	Wang	Jun 2007	A1
20070132002	Chan	Jun 2007	A1
20070132007	Kamigaichi	Jun 2007	A1
20070133283	Sakui	Jun 2007	A1
20070133306	Wang	Jun 2007	A1
20070133307	Hsu	Jun 2007	A1
20070134855	Lai	Jun 2007	A1
20070134876	Lai	Jun 2007	A1
20070138539	Wu	Jun 2007	A1
20070138541	Chae	Jun 2007	A1
20070140008	Shields	Jun 2007	A1
20070145165	Murakami	Jun 2007	A1
20070147123	Yoon	Jun 2007	A1
20070147131	Tran	Jun 2007	A1
20070153577	Guterman	Jul 2007	A1
20070155087	Chang	Jul 2007	A1
20070158733	Huang	Jul 2007	A1
20070158734	Chindalore	Jul 2007	A1
20070161191	Yuan	Jul 2007	A1
20070164346	Yoshida	Jul 2007	A1
20070166908	Min	Jul 2007	A1
20070166971	Lojek	Jul 2007	A1
20070170495	Mine et al.	Jul 2007	A1
20070171756	Lambrache	Jul 2007	A1
20070177427	Park	Aug 2007	A1
20070183206	Hisamoto	Aug 2007	A1
20070183222	Kanamori	Aug 2007	A1
20070189033	Watanabe	Aug 2007	A1
20070189077	Kanamori	Aug 2007	A1
20070194366	Kuo	Aug 2007	A1
20070195607	Eitan	Aug 2007	A1
20070196982	Eitan	Aug 2007	A1
20070200164	Wu	Aug 2007	A1
20070205440	Ishigaki	Sep 2007	A1
20070212834	Anderson	Sep 2007	A1
20070217267	Wong	Sep 2007	A1
20070217463	Albrecht	Sep 2007	A1
20070218632	Chung	Sep 2007	A1
20070221980	Chang	Sep 2007	A1
20070221982	Ikeda	Sep 2007	A1
20070221983	Lojek	Sep 2007	A1
20070224736	Kamigaichi	Sep 2007	A1
20070232000	Kuo	Oct 2007	A1
20070232041	Choi	Oct 2007	A1
20070237005	Widjaja	Oct 2007	A1
20070238249	Swift	Oct 2007	A1
20070242523	Liao	Oct 2007	A1
20070243681	Kim	Oct 2007	A1
20070247915	Kalnitsky	Oct 2007	A1
20070247919	Conte	Oct 2007	A1
20070252192	Mokhlesi et al.	Nov 2007	A1
20070254436	Jung	Nov 2007	A1
20070257304	Terauchi	Nov 2007	A1
20070262368	Chang	Nov 2007	A1
20070263448	Wong	Nov 2007	A1
20070267677	Kuo	Nov 2007	A1
20070267683	Dietz	Nov 2007	A1
20070273654	Chen	Nov 2007	A1
20070278553	Wu	Dec 2007	A1
20070285984	Kato	Dec 2007	A1
20070296034	Chen	Dec 2007	A1
20070297224	King	Dec 2007	A1
20080000459	Okada	Jan 2008	A1
20080008003	Yoo	Jan 2008	A1
20080029808	Jeon	Feb 2008	A1
20080035981	Chang	Feb 2008	A1
20080037326	Kim	Feb 2008	A1
20080042185	Lojek	Feb 2008	A1
20080042193	Osabe	Feb 2008	A1
20080049501	Kim	Feb 2008	A1
20080049506	Guterman	Feb 2008	A1
20080068887	Chih	Mar 2008	A1
20080070363	Mokhlesi	Mar 2008	A1
20080073689	Wang	Mar 2008	A1
20080073705	Hisamoto	Mar 2008	A1
20080079058	Sakuma	Apr 2008	A1
20080079059	Wu	Apr 2008	A1
20080080244	Lee	Apr 2008	A1
20080083942	Terzioglu et al.	Apr 2008	A1
20080083947	Sakuma	Apr 2008	A1
20080084744	Klinger	Apr 2008	A1
20080096327	Lee	Apr 2008	A1
20080099789	Kotov	May 2008	A1
20080111181	Park	May 2008	A1
20080112225	Benjamin	May 2008	A1
20080114203	Crank	May 2008	A1
20080115408	Pallmann	May 2008	A1
20080123416	Chih	May 2008	A1
20080125712	Dacquay	May 2008	A1
20080142869	Jang	Jun 2008	A1
20080149997	Jin	Jun 2008	A1
20080153228	Cheng	Jun 2008	A1
20080153232	Wong	Jun 2008	A1
20080153289	Huang	Jun 2008	A1
20080155186	Ashokkumar	Jun 2008	A1
20080158965	Wang	Jul 2008	A1
20080169498	Dhaoui	Jul 2008	A1
20080175050	Pesavento	Jul 2008	A1
20080181013	Chou	Jul 2008	A1
20080182375	Rao	Jul 2008	A1
20080188052	Winstead	Aug 2008	A1
20080203463	Van Schaijk	Aug 2008	A1
20080212373	Hasegawa	Sep 2008	A1
20080216894	Hammond	Sep 2008	A1
20080217675	Liu	Sep 2008	A1
20080227254	Rao	Sep 2008	A1
20080239795	Ooishi	Oct 2008	A1
20080242024	Sugioka	Oct 2008	A1
20080242026	Matsuzaki	Oct 2008	A1
20080242027	Georgescu	Oct 2008	A1
20080253190	Jeon	Oct 2008	A1
20080261365	Sasago	Oct 2008	A1
20080266944	Chen	Oct 2008	A1
20080266959	Haggag	Oct 2008	A1
20080266977	Wu	Oct 2008	A1
20080266980	Wu	Oct 2008	A1
20080266981	Koh	Oct 2008	A1
20080273399	Chen	Nov 2008	A1
20080279557	Park	Nov 2008	A1
20080283893	Shih	Nov 2008	A1
20080285348	Kono	Nov 2008	A1
20080286982	Li	Nov 2008	A1
20080291728	Terzioglu	Nov 2008	A1
20080303067	Rao	Dec 2008	A1
20080303094	Rao	Dec 2008	A1
20080310233	Aritome	Dec 2008	A1
20080310464	Schneider	Dec 2008	A1
20080316772	Terada	Dec 2008	A1
20090000740	Kojima	Jan 2009	A1
20090001450	Kim	Jan 2009	A1
20090003061	Helm	Jan 2009	A1
20090003081	Hidaka	Jan 2009	A1
20090008696	Yang	Jan 2009	A1
20090010072	Tanaka	Jan 2009	A1
20090014171	Woie	Jan 2009	A1
20090014771	Ide	Jan 2009	A1
20090014775	Hisamoto	Jan 2009	A1
20090014776	Strenz	Jan 2009	A1
20090016113	Chen	Jan 2009	A1
20090020244	Stromberg	Jan 2009	A1
20090026390	Benveniste	Jan 2009	A1
20090027972	Bode	Jan 2009	A1
20090039410	Liu	Feb 2009	A1
20090052245	Li	Feb 2009	A1
20090052259	Arigane	Feb 2009	A1
20090053866	Hirooka	Feb 2009	A1
20090057793	Koga	Mar 2009	A1
20090059664	Lee	Mar 2009	A1
20090059665	Takikawa	Mar 2009	A1
20090059677	Oka	Mar 2009	A1
20090059678	Strenz	Mar 2009	A1
20090067239	Tran	Mar 2009	A1
20090073740	Ogura	Mar 2009	A1
20090086540	Hung	Apr 2009	A1
20090086542	Lee	Apr 2009	A1
20090109720	Lojek	Apr 2009	A1
20090114971	Cai	May 2009	A1
20090122609	Okazaki	May 2009	A1
20090130814	Liu	May 2009	A1
20090135649	Georgescu	May 2009	A1
20090140288	Lee	Jun 2009	A1
20090141562	Jeon	Jun 2009	A1
20090142910	Hung	Jun 2009	A1
20090166708	Io	Jul 2009	A1
20090173697	Axtell	Jul 2009	A1
20090175304	Noda	Jul 2009	A1
20090179249	Tanaka	Jul 2009	A1
20090180320	Torii	Jul 2009	A1
20090180321	Torii	Jul 2009	A1
20090186459	Chen	Jul 2009	A1
20090213649	Takahashi	Aug 2009	A1
20100002524	Sekiguchi	Jan 2010	A1
20100044775	Sunamura	Feb 2010	A1
20100091572	Choi	Apr 2010	A1
20100259981	Ogura	Oct 2010	A1
20100264479	Toba	Oct 2010	A1
20110012185	Nishihara	Jan 2011	A1
20110021014	Lee	Jan 2011	A1

Foreign Referenced Citations (175)

Number	Date	Country
1542853	Nov 2004	CN
1855497	Nov 2006	CN
0035160	Sep 1981	EP
0265554	May 1988	EP
0295935	Dec 1988	EP
0317443	May 1989	EP
0400483	Dec 1990	EP
0440265	Aug 1991	EP
0637035	Feb 1995	EP
0 706 224	Apr 1996	EP
0740306	Oct 1996	EP
0788168	Aug 1997	EP
0865045	Sep 1998	EP
0875943	Nov 1998	EP
0902438	Mar 1999	EP
0996064	Apr 2000	EP
1020925	Jul 2000	EP
1022780	Jul 2000	EP
1096572	May 2001	EP
1148556	Oct 2001	EP
1191541	Mar 2002	EP
1244112	Sep 2002	EP
1267410	Dec 2002	EP
1313148	May 2003	EP
1437771	Jul 2004	EP
1437772	Jul 2004	EP
1531493	May 2005	EP
2053459	Apr 2009	EP
51-147133	Dec 1976	JP
52-033434	Mar 1977	JP
52-046736	Apr 1977	JP
52-063637	May 1977	JP
53-039024	Apr 1978	JP
53-108247	Sep 1978	JP
53-110337	Sep 1978	JP
54-016138	Feb 1979	JP
54-066088	May 1979	JP
54-110742	Aug 1979	JP
55-046598	Apr 1980	JP
55-074180	Jun 1980	JP
55-089989	Jul 1980	JP
56-001573	Jan 1981	JP
56-021375	Feb 1981	JP
56-033882	Apr 1981	JP
56-094585	Jul 1981	JP
56-118373	Sep 1981	JP
58-097873	Jun 1983	JP
60-009519	Jan 1985	JP
61-099997	May 1986	JP
63-052399	Mar 1988	JP
63-156361	Jun 1988	JP
63-306598	Dec 1988	JP
02-110980	Apr 1990	JP
02-114674	Apr 1990	JP
02-149074	Jun 1990	JP
02-285683	Nov 1990	JP
02-295169	Dec 1990	JP
03-048461	Mar 1991	JP
04-291759	Oct 1992	JP
05-096862	Apr 1993	JP
05-191010	Jul 1993	JP
06-021471	Jan 1994	JP
06-120515	Apr 1994	JP
06-140373	May 1994	JP
06-223587	Aug 1994	JP
06-252389	Sep 1994	JP
06-309884	Nov 1994	JP
07-094613	Apr 1995	JP
07-191499	Jul 1995	JP
07-193160	Jul 1995	JP
07-276683	Oct 1995	JP
08-148587	Jun 1996	JP
09-011622	Jan 1997	JP
10-056087	Feb 1998	JP
10-275484	Oct 1998	JP
11-031394	Feb 1999	JP
2001-156189	Jun 2001	JP
2001-217327	Aug 2001	JP
2002-118184	Apr 2002	JP
2003-046002	Feb 2003	JP
2003-246491	Sep 2003	JP
2003-255480	Sep 2003	JP
2003-312064	Nov 2003	JP
2004-170606	Jun 2004	JP
2004-214506	Jul 2004	JP
2004-281970	Oct 2004	JP
2005-184028	Jul 2005	JP
2005-184029	Jul 2005	JP
2005-197624	Jul 2005	JP
2005-217358	Aug 2005	JP
2005-286185	Oct 2005	JP
2006-190484	Jul 2006	JP
2006-196650	Jul 2006	JP
2006-253650	Sep 2006	JP
2006-278848	Oct 2006	JP
2007-003024	Jan 2007	JP
2007-013207	Jan 2007	JP
2007-032536	Feb 2007	JP
2007-038684	Feb 2007	JP
2007-045005	Feb 2007	JP
2007-049919	Mar 2007	JP
2007-072267	Mar 2007	JP
2007-101371	Apr 2007	JP
2007-128628	May 2007	JP
2007-154829	Jun 2007	JP
2007-180131	Jul 2007	JP
2007-216100	Aug 2007	JP
2007-224820	Sep 2007	JP
2007-224930	Sep 2007	JP
2007-230431	Sep 2007	JP
2007-237605	Sep 2007	JP
2007-245230	Sep 2007	JP
2007-254022	Oct 2007	JP
2007-257911	Oct 2007	JP
2007-258568	Oct 2007	JP
2007-261926	Oct 2007	JP
2007-263443	Oct 2007	JP
2007-269002	Oct 2007	JP
2007-274008	Oct 2007	JP
2007-330917	Dec 2007	JP
2007-335718	Dec 2007	JP
2008-003201	Jan 2008	JP
2008-008163	Jan 2008	JP
2008-012873	Jan 2008	JP
2008-044109	Feb 2008	JP
2008-060466	Mar 2008	JP
2008-093331	Apr 2008	JP
2008-103192	May 2008	JP
2008-108869	May 2008	JP
2008-111243	May 2008	JP
2008-111244	May 2008	JP
2008-118074	May 2008	JP
2008-126539	Jun 2008	JP
2008-138069	Jun 2008	JP
2008-138921	Jun 2008	JP
2008-138923	Jun 2008	JP
2008-215697	Sep 2008	JP
2008-231997	Oct 2008	JP
2008-235006	Oct 2008	JP
2008-249236	Oct 2008	JP
2008-262005	Oct 2008	JP
2008-266944	Nov 2008	JP
2008-267164	Nov 2008	JP
2008-284796	Nov 2008	JP
2008-286146	Nov 2008	JP
2008-297590	Dec 2008	JP
2009-012259	Jan 2009	JP
2009-021041	Jan 2009	JP
2009-021456	Jan 2009	JP
2009-062904	Mar 2009	JP
WO 9015412	Dec 1990	WO
WO 9016085	Dec 1990	WO
WO 9103054	Mar 1991	WO
0457311	Nov 1991	WO
WO 9216020	Sep 1992	WO
WO 9519624	Jul 1995	WO
WO 9530226	Nov 1995	WO
WO 9630949	Oct 1996	WO
WO 9721224	Jun 1997	WO
WO 9732309	Sep 1997	WO
WO 9829907	Jul 1998	WO
WO 9834233	Aug 1998	WO
WO 9844565	Oct 1998	WO
WO 9919880	Apr 1999	WO
WO 0051188	Aug 2000	WO
WO 0058969	Oct 2000	WO
WO 0075994	Dec 2000	WO
WO 0117025	Mar 2001	WO
WO 03003473	Jan 2003	WO
WO 03021666	Mar 2003	WO
WO 2004023543	Mar 2004	WO
WO 2004064072	Jul 2004	WO
WO 2005033949	Apr 2005	WO
WO 2006085373	Aug 2006	WO
WO 2008126177	Oct 2008	WO

Related Publications (1)

	Number	Date	Country
	20090059678 A1	Mar 2009	US

Provisional Applications (2)

	Number	Date	Country
	60975884	Sep 2007	US
	60968989	Aug 2007	US

Memory cell arrangement, method for controlling a memory cell, memory array and electronic device

Information

Patent Number

Date Filed

Date Issued

Inventors

Original Assignees

Examiners

Agents

CPC

US Classifications

Field of Search

US

International Classifications

Term Extension