BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a diagram useful in explaining the principles of a memory construction apparatus;
FIG. 2 is a diagram showing a construction of the table storage section:
FIG. 3 is a diagram showing a logical condition list table;
FIG. 4 is a diagram showing a physical RAM list table;
FIG. 5 is a diagram showing a usable physical RAM/FF limit number table;
FIG. 6 is a flow diagram showing the operation of a logical memory construction-processing section;
FIG. 7 is a diagram showing respective constructions of candidates for a logical memory (candidate logical memories);
FIG. 8 is a diagram showing respective constructions of candidate logical memories;
FIG. 9 is a diagram showing respective constructions of candidate logical memories;
FIG. 10 is a diagram showing respective constructions of candidate logical memories;
FIGS. 11A and 11B are diagrams showing logical memory construction combination list tables;
FIGS. 12A and 12B are diagrams showing logical memory construction combination list tables;
FIGS. 13A and 13B are diagrams showing logical memory construction combination list tables;
FIG. 14 is a diagram showing a logical memory construction list table;
FIG. 15 is a diagram showing a candidate logical memory list table;
FIG. 16 is a diagram showing a candidate logical memory list table;
FIG. 17 is a flow diagram showing process steps of the operation of the optimum construction extraction-processing section;
FIG. 18 is a diagram showing an optimum logical memory construction combination list table;
FIG. 19 is a diagram showing a step in a sequence of changes in the circuit configuration information in the logical memory construction list table;
FIG. 20 is a diagram showing a step in the sequence of changes in the circuit configuration information in the logical memory construction list table;
FIG. 21 is a diagram showing a step in the sequence of changes in the circuit configuration information in the logical memory construction list table;
FIG. 22 is a flow diagram showing the operation of a circuit description-processing section;
FIG. 23 is a diagram showing an example of circuit configuration generated by circuit description transformed into variables;
FIG. 24 is a diagram showing examples of parameters;
FIG. 25 is a diagram showing examples of values of the FIG. 24 parameters;
FIG. 26 is a diagram showing locations for setting the parameters;
FIG. 27 is a diagram showing an example of the arrangement of a logical memory comprised of a single physical RAM;
FIG. 28 is a diagram showing an example of the arrangement of a logical memory comprised of a plurality of physical RAMs;
FIG. 29 is a diagram showing an example of the arrangement of a logical memory comprised of physical RAMs, bit-complementing FFs, and word-complementing FFs;
FIG. 30 is a diagram showing an example of the arrangement of a logical memory comprised of physical RAMs, and word-complementing FFs;
FIG. 31 is a diagram showing an example of the arrangement of a logical memory comprised of physical RAMs, and bit-complementing FFs; and
FIG. 32 is a diagram showing an example of the arrangement of a logical memory formed of word-complementing FFs alone.