1. Field of the Invention
The present invention relates to memory module connectors, and more particularly to a memory module connector that provides auxiliary power to a memory module.
2. Background of the Related Art
Computer systems range from smaller, general purpose computers suitable for household and office use, to larger and more specialized computer systems. A personal computer (PC) is an example of a general-purpose computer that has a selection of hardware and peripherals suitable for an individual user. A desktop computer is a PC that is designed to be set up and used for an extended period of time at a fixed location having access to an electrical power outlet. A laptop computer has the same general capabilities of a desktop, along with features for enhanced mobility, such as lighter weight, an integrated display, and a battery pack for use at a variety of locations even where a building power outlet is unavailable. A server is another type of computer configured for serving the needs of multiple users simultaneously, which has particular utility in business environments. A larger system of interconnected servers may be consolidated in a single location for centralized system administration, and to provide access to multiple users over a network.
General purpose computers and servers both include a combination of what may be referred to as short-term memory and long-term memory. Long-term memory provides a large storage capacity of a non-volatile (i.e. persistent) type, which persists even when the system is in a powered-off state. The most common long-term memory devices include hard disk drives (HDD) with rotating magnetic disks and newer solid-state devices (SSD) that require no moving parts for storage. Short-term memory, referred to usually as “system memory,” typically has much less storage capacity but also much faster access times than long-term memory. Short-term memory devices typically comprise memory modules with dynamic random access memory (DRAM) chips. DRAM chips are a transient (volatile) SSD, in that the DRAM chips have no moving parts but require constant power and a refresh rate. The relatively large capacity and persistent storage of long-term memory devices are suitable for storing software applications, data, and files indefinitely until ready for use by the computer system. When a computer system is in a powered-on state, selected software instructions and data may then be retrieved from long-term memory into short-term memory for faster, more efficient execution by a processor directly from short-term memory.
In one embodiment, an apparatus comprises a memory module including a card having horizontal upper and lower card edges, a pair of vertical card edges, and a pair of opposing card faces, with card edge voltage pads along the lower card edge, auxiliary voltage pads along at least one of the vertical card edges, and one or more memory chips on one or both card faces. A socket is provided for receiving the memory module at the lower card edge and supporting the memory module in a fully seated position. The socket includes a plurality of electrical socket contacts for engagement with the card edge voltage pads along the lower card edge when the memory module is in the fully seated position. A latch is pivotally coupled to the socket and movable between a latched position and an unlatched position. The latch includes electrical latch contacts positioned for being engaged with the auxiliary voltage pads when the latch is in the latched position and being disengaged from the auxiliary voltage pads when the latch is in the unlatched position.
A disclosed memory system includes a memory module that incorporates a persistent (i.e. non-volatile) solid-state memory structure as an alternative to a conventional DIMM. In one embodiment, the memory module has a form factor comparable to that of a standard dual in-line memory module (DIMM) and can be substituted for a conventional DIMM as system memory. The persistent storage structure may comprise non-volatile storage chips, such as NAND flash memory chips, that can be electrically erased and reprogrammed. As with a conventional DIMM, selected software instructions can be loaded from long-term memory into the disclosed memory module for execution by a processor when the system is in a powered on state. However, unlike the DRAM chips on a conventional DIMM, the persistent memory structure of the disclosed memory module retains the selected software instructions and data even without a steady supply of power to the memory module. This ability to retain software instructions and data in memory even in a powered-off state has some desirable attributes, such as providing faster system startup times and enhanced reliability in the event of a power loss.
The memory system further includes a memory module connector that supplies an auxiliary voltage to the memory module through a latch on the memory module connector. This higher voltage is used to supply the persistent storage structure. The auxiliary voltage provided through the latch is at a higher voltage than normally supplied to a conventional DIMM, which allows for more efficient voltage conversion to the voltage required by persistent memory structure (typically 3.3V). The persistent storage structure may take different forms and use the auxiliary voltage according to the embodiment. In one embodiment, the memory module may be a Flash DIMM with NAND flash chips. Rather than transforming the lower voltage conventionally supplied to a DIMM (e.g. 1.5V) up to 3.3V, greater efficiency is achieved by supplying the auxiliary voltage through the latch at a higher voltage (e.g. 12V) and transforming it down to 3.3V. In another embodiment, the memory module may comprise an NV-DIMM with a combination of both DRAM chips and non-volatile memory chips. When power is lost, a super capacitor may power the DRAM chips long enough to back up their memory state in the non-volatile memory chips. This backup power can be supplied by the auxiliary voltage routed through the latch. Supplying the auxiliary voltage through the latch on a memory module socket avoids the use of external cabling for that purpose, which is significant considering the high DIMM counts in servers.
The rectangular portion of the memory module 10 may include one or more standard DIMM dimensions, including at least a standard DIMM length “L” along the lower card edge 16, for interchangeable use with a DIMM socket as optionally modified according to the teachings of this disclosure. The lower card edge 16 has a plurality of electrical card edge contacts that may be at the same relative locations along the lower card edge 16 as the contacts on a conventional DIMM. These contacts include data contacts 22 along the lower card edge 16 for receiving digital input/output (I/O) signals to the persistent memory structure 14 and voltage pads 24 for supplying electrical power from a voltage source to the memory module 10. Auxiliary voltage pads 26 are also provided on the vertical card edges 17, 18 for providing an auxiliary voltage to power the persistent memory structure 14. A standard DIMM voltage such as 1.5V may be supplied to the card edge voltage pads 24, and a different voltage such as 12V may be supplied to the auxiliary pads 26 on the vertical edges 17, 18. The 12V auxiliary voltage supplies the higher voltage requirements of the persistent memory chips or other persistent storage structure 14.
The socket 30 includes a latch 40 for selectively securing the memory module 10 when fully seated in the socket 30. The latch 40 includes a latch tower 41 and a lever 42 that is pivotably coupled to the latch tower 41 and pivotable between an open (i.e. unlatched) position depicted in
The latch 40 further includes an internally routed, electrically conductive beam 50 for supplying an auxiliary voltage (e.g. 12V) from the PCB 5 to the auxiliary voltage pads 26 on the memory module 10. The electrical beam 50 passes through the latch tower 41 and the lever 42, and flexes as the lever 42 is pivoted with respect to the latch tower 41. The beam 50 includes a lower end 52 for electrically connecting to a voltage source 61. The voltage source 61 may be 12V PCB voltage lines or a 12V power plane, which is supplied by the beam 50 through the lever 42 to power the persistent storage structure 14. For powering a memory module with volatile and non-volatile memory chips, such as an NV-DIMM, the voltage source 61 may comprise a super capacitor that may power the DRAM chips long enough to back up their memory state to non-volatile memory chips in the event of a power failure.
An upper end 54 of the beam 50 is for selectively electrically connecting to the memory module 10. In this embodiment, the auxiliary voltage pads 26 on the memory module 10 are provided on opposing faces of the memory module 10, with an upper pair of auxiliary pads 26 positioned directly above (vertically aligned with) a notch 27 on the memory module 10 and a lower pair of auxiliary pads 26 directly below the notch 27. The latch contacts 54, 56 are positioned along the lever 42 so that the upper latch contacts 54 contact the upper pair of auxiliary pads 26 and the lower latch contacts 56 contact the lower pair of auxiliary pads 26 when the memory module 10 is fully seated and the lever 42 is closed. In the open latch position of
This configuration facilitates enabling the socket to be interchangeably used with either a standard DIMM of standard length “L” or the persistent SSD type memory module 110. Because the lower card edge has the same length L as a standard DIMM length, the socket can interchangeably receive either the standard DIMM or the memory module 110. The socket contacts and lower card edge contacts may be provided at the same, standard positions. When the memory module 110 is fully seated in the socket 130 and the lever 142 is closed, the latch contacts 154 engage the auxiliary voltage pads 126, completing an electrical circuit through the beam 150 from a 12V source to the memory module 110. However, if a standard DIMM is positioned in the socket, the latch contacts 154 would not come into contact with the DIMM or any electrical features thereof, due to the outward spacing of the latch contacts 154 relative to the standard DIMM length L. A CPU and memory controller (See, e.g.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, components and/or groups, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. The terms “preferably,” “preferred,” “prefer,” “optionally,” “may,” and similar terms are used to indicate that an item, condition or step being referred to is an optional (not required) feature of the invention.
The corresponding structures, materials, acts, and equivalents of all means or steps plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but it not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
Number | Name | Date | Kind |
---|---|---|---|
3673669 | Edstrom et al. | Jul 1972 | A |
4008942 | Grossi | Feb 1977 | A |
4818240 | Karner | Apr 1989 | A |
5383792 | Korsunsky et al. | Jan 1995 | A |
5691882 | Ma | Nov 1997 | A |
5745426 | Sekiyama | Apr 1998 | A |
6097883 | Dell et al. | Aug 2000 | A |
6135781 | Pope et al. | Oct 2000 | A |
6162069 | Choy | Dec 2000 | A |
6176725 | Kobayashi et al. | Jan 2001 | B1 |
6246578 | Wei et al. | Jun 2001 | B1 |
6270369 | Kato et al. | Aug 2001 | B1 |
6347039 | Lee | Feb 2002 | B1 |
6407933 | Bolognia et al. | Jun 2002 | B1 |
6414869 | Kao et al. | Jul 2002 | B1 |
6863572 | Yi et al. | Mar 2005 | B1 |
7832645 | Chen et al. | Nov 2010 | B2 |
8023304 | Choi | Sep 2011 | B2 |
20080261433 | Pipho | Oct 2008 | A1 |
20090083487 | Wardensky et al. | Mar 2009 | A1 |
20100128447 | MacDougall et al. | May 2010 | A1 |
20100241799 | Schuette | Sep 2010 | A1 |
20110246014 | Sauper | Oct 2011 | A1 |
20110299316 | Choi | Dec 2011 | A1 |
20120184120 | Basta et al. | Jul 2012 | A1 |
Number | Date | Country |
---|---|---|
11066246 | Mar 2011 | JP |
10-2005-0034403 | Apr 2005 | KR |
Number | Date | Country | |
---|---|---|---|
20140099815 A1 | Apr 2014 | US |