TREA

Memory module which includes a form factor connector

Follow

Information

  • Patent Grant
  • 7597268
  • Patent Number
    7,597,268
  • Date Filed
    Friday, July 27, 2007
    17 years ago
  • Date Issued
    Tuesday, October 6, 2009
    15 years ago
Information
Abstract
A plurality of flash (solid state) media coupled to a single form factor connector to provide a module, i.e., referred to as a SmartStack module, that can be coupled directly to a device with a SmartStack module controller. The SmartStack module does not include a controller and is controlled from the host side. The form factor connector would typically be a CompactFlash (CF) form factor or some other form factor used in a variety of devices. The SmartStack memory module in a preferred embodiment includes a write protect switch that prevents certain portions of the memory within the SmartStack module from being written to. In addition, a portion of the flash memory will be allocated to the secure area for storing information to implement various forms of security. Another portion of the flash memory is allocated to store optional biometric information such as a user's fingerprint or retinal scan information, etc. In a preferred embodiment, the SmartStack module is a flash memory card in a CF Type I or II format; however, the card will not be compatible with standard CF readers, but will be compatible with SmartStack readers. Larger memory sizes will be available as larger flash memory chips become available.
Description
FIELD OF THE INVENTION

The present invention relates generally to memory modules and more particularly to a memory module which is coupled via a single connector.


BACKGROUND OF THE INVENTION

It is known that flash media is utilized in a variety of environments. Heretofore, the flash media is provided as a separate media to a device. In so doing, an array of different types of modules must be provided to allow for a connection to a device such as a digital camera, MP3 player or flash reader. It is desirable to provide a memory module that could be utilized with a variety of devices. The memory module must be compatible with existing standards and be capable of operating as a module.


Accordingly, what is needed is a system and method for providing a plurality of memories to such a device without requiring multiple connectors or a controller within the memory module. The system should be cost effective, a simple modification and easily implementable into an existing device. The present invention addresses such a need.


SUMMARY OF THE INVENTION

A plurality of flash media are coupled to a single form factor connector to provide a module, i.e., referred to as a SmartStack module, that can be coupled directly to a SmartStack enabled device. The SmartStack module does not include a controller and is controlled from the host side. The form factor connector would typically be a CompactFlash (CF) form factor or other form factors that are used in a variety of devices. The SmartStack memory module in a preferred embodiment includes a write protect switch that will allow for certain portions of the memory within the SmartStack module not to be written to. In addition, a portion of the flash memory will be allocated to the secure area for storing information to implement various forms of security. Another portion of the flash memory is allocated to store optional biometric information such as a user's fingerprint or retinal scan information, etc.


In a preferred embodiment, the SmartStack module is a flash memory card in a CF Type I or II format. The card will not be compatible with CF readers, but will be compatible with SmartStack readers. Larger memory sizes will be available as larger flash memory chips become available. Finally, the SmartStack module will include a write protect switch.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 illustrates a SmartStack module.



FIG. 2 illustrates examples of the kinds of applications that can utilize SmartStack modules, such as a flash reader, digital camera or MP3 player.



FIG. 3 is a table which illustrates how a particular card will be detected by a device.



FIG. 4 is a table that illustrates addressing of the SmartStack module.



FIG. 4A is a table that illustrates the relationship between the SmartStack module address lines and their equivalent pins on a CompactFlash card.



FIG. 5 is a table which illustrates the setting of a secure area of data for the SmartStack module.



FIG. 6 illustrates the SmartStack module which includes the write protect, security area and biometric area.



FIG. 7 illustrates adding RAM to SmartStack module to improve performance.



FIG. 8 illustrates daisy chaining a plurality of SmartStack modules in accordance with the present invention. FIG. 9 illustrates a SmartStack module which is an expansion bay.





DETAILED DESCRIPTION

The present invention relates generally to memory modules and more particularly to a memory module which is coupled via a single connector. The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiment and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiment shown but is to be accorded the widest scope consistent with the principles and features described herein.


A plurality of flash media are coupled to a single form factor connector to provide a module, i.e., referred to as a SmartStack module, that can be coupled directly to the device. The SmartStack module does not include a controller and is controlled from the host side. The form factor connector would typically be a CompactFlash (CF) form factor or some other form factor that are used in a variety of devices. The SmartStack memory module in a preferred embodiment includes a write protect switch that will allow for certain portions of the memory within the SmartStack module not to be written to. In addition, a portion of the flash memory will be allocated to the secure area for storing information to implement various forms of security. Another portion of the flash memory is allocated to store optional biometric information such as a user's fingerprint or retinal scan information, etc.


To more fully describe the present invention, refer now to the following description in conjunction with accompanying figures. FIG. 1 illustrates a SmartStack module 100. The SmartStack module 100 comprises a plurality of memory devices (i.e., flash chips 102a, 102b through 102n) coupled to a connector 104. In a preferred embodiment, the flash chips are coupled together such that there is redundancy for each section.


In a preferred embodiment the SmartStack module would have the same form factor as a CompactFlash (CF) card. The module could then be plugged into any CF slot. FIG. 2 illustrates examples of the kinds of applications that can utilize the SmartStack module 100, such as a flash reader 202, digital camera 204 or MP3 player 206. In a preferred embodiment, only SmartStack module 202 based CF readers can read/write to SmartStack media, and inserting a SmartStack module into standard CF readers will not damage the SmartStack. As is seen, the SmartStack module does not include a controller and is controlled from the host side. Since the module itself is devoid of any controller it can be expanded easily to add additional memory.


Card Detection



FIG. 3 is a table which illustrates how a particular card will be detected by a device. In this embodiment, when the SmartStack module (i.e., SmartStack NAND or SmartStack NOR) is plugged into the slot, the card detect pins (CD1 and CD2) will be low. For compatibility with a device that can read a SmartStack module card, the card enable pins (CE1 and CE2) will also be low. As is also seen, the other memory modules will have a different pin configuration for detection.


Addressing



FIG. 4 is a table which illustrates addressing of the SmartStack module. In a preferred embodiment, the SmartStack module will be programmed in a manner that is similar to a conventional memory module. The only difference will be the chip selects.



FIG. 4A illustrates the relationship between the SmartStack module address lines (S0 . . . S3) and their equivalent pins in a CompactFlash card.


Security and Biometric Information



FIG. 5 illustrates a SmartStack module 300 which includes the write protect mechanism 302, security area 304 and biometric area 306. The write protect mechanism can be locked or unlocked to allow for writing to the module. The write protect mechanism in a preferred embodiment may be read by software to prevent writing in the user area. It may be necessary to allocate space for security and biometric on each of the individual flash media, in which case the same table will be used to create this information. As is seen in this embodiment, the biometric area 304 and secure area 306 are allocated on 102a′. One of ordinary skill in the art recognizes that the areas 302 and 304 could be located in any or all of the flash chips 102a′-102n′ and that would be within the spirit and scope of the present invention.



FIG. 6 is a table which illustrates the setting of a secure area of data for the SmartStack module. For providing a secure area in the SmartStack module, in a preferred embodiment the following method will be followed: the first two bytes, byte 0 and byte 1, will be set to C3 B6. The next byte, byte 2, defines the function. In addition, byte 5 (block status flag) will always be set to 0xF0 (or 0x0F) to indicate a failed block so that an operating system or firmware will not write over it accidentally.


An additional improvement for performance would be to add random access memory (RAM) to the stack. FIG. 7 illustrates adding a RAM 402 to SmartStack module 400 to improve performance. By adding the RAM 402 to the module 400, data can be cached thereto thereby allowing for faster access to data in the module.


Additionally the SmartStack module can be designed to function like daughter boards on a base board so the capacity can be modularly increased. The SmartStack module can also be designed such that you can plug one card at the end of the previous one to form a chain (or daisy chain).



FIG. 8 illustrates daisy-chaining a plurality of SmartStack modules 500 and 502 in accordance with the present invention. Accordingly, in this embodiment, one SmartStack module 500 would include a female connector 506 on one end and a male (expansion port) connector 508 on the other to allow more cards to be plugged in. In an alternate embodiment, the expansion card can be itself devised to have several expansion ports (female connector) into which users can plug in SmartStack modules. The SmartStack module can optionally enable the user to have the capability of being able to review the pictures before committing it (saving it) to the flash media itself.



FIG. 9 illustrates a SmartStack module 600 which is an expansion bay. In this embodiment, additional SmartStack modules can be plugged into male connection slots 602 and the female connection 604 would connect to a SmartStack enabled CompactFlash Host.


Although the present invention has been described in accordance with the embodiments shown, one of ordinary skill in the art will readily recognize that there could be variations to the embodiments and those variations would be within the spirit and scope of the present invention. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the appended claims.

Claims
  • 1. A memory module, comprising: a memory residing at the memory module that is to be controlled by a controller on a separate device; anda connector to interface with the separate device, the connector comprising a pin configuration to identify to the separate device to use the controller of the separate device to control the memory of the memory module;wherein the memory module has no controller within the module; andwherein the pin configuration comprises a first card enable pin and a second card enable pin, the first and second card enable pins are to be low to indicate to the separate device that the memory module has no controller.
  • 2. The memory module of claim 1, further comprising a second connector to interface with a second memory module having one or more memory.
  • 3. The memory module of claim 1, wherein the connector is configured to interface with a plurality of types of devices.
  • 4. The memory module of claim 1, wherein the memory has a security information area.
  • 5. The memory module of claim 1, wherein the memory has a biometric information area.
  • 6. The memory module of claim 1, wherein the memory comprises a flash memory.
  • 7. The memory module of claim 3, wherein the connector is configured to interface with at least one of a group consisting of a Compact Flash, a Secure Digital (SD) card, a Multi-Media Card (MMC), and a Memory Stick.
  • 8. The memory module of claim 1, further comprising a random access memory (RAM) coupled with the memory.
  • 9. The memory module of claim 8, wherein the RAM is coupled between the connector and the memory, and the RAM comprises a cache memory.
  • 10. The memory module of claim 1, further comprising a plurality of connectors, the plurality of connectors to interface with a plurality of memory modules.
  • 11. The memory module of claim 1, wherein the separate device is at least one of a digital camera, a portable music player, a personal computer (PC), a flash memory reader, a personal digital assistant (PDA), or a device using removable memory.
  • 12. The memory module of claim 8, wherein a user can review content stored in the RAM before the content is written to the memory.
  • 13. A system comprising: a host device having a controller; anda memory module, external to the device, the module having a memory that is to be controlled by the controller on the device, and the module having a connector to interface with the host device, wherein the connector includes a pin configuration; andwherein the pin configuration comprises a first card enable pin and a second card enable pin, the first and second card enable pins are to be low to indicate to the host device to use the controller of the host device to control the memory.
  • 14. The system of claim 13, further comprising a second connector to interface with a second memory module having one or more memory.
  • 15. The system of claim 13, wherein the memory module has no controller within the module.
  • 16. The system of claim 13, wherein the connector is configured to interface with a plurality of types of host devices.
  • 17. A memory module, comprising: at least one memory that is to be controlled by a controller on a separate host device; andmeans for interfacing with the host device, wherein the means for interfacing comprises a pin configuration to identify that the at least one memory is to be controlled from the host side; andwherein the pin configuration comprises a first card enable pin and a second card enable pin, the first and second card enable pins are to be low to indicate to the host device to use the controller of the host device to control the at least one memory.
CROSS REFERENCE TO RELATED APPLICATIONS

The present application is a continuation of U.S. patent application Ser. No. 10/063,021 filed Mar. 12, 2002, now U.S. Pat. No. 7,252,240, which is a continuation-in-part of U.S. patent application Ser. No. 09/610,904 filed Jul. 6, 2000, now U.S. Pat. No. 6,438,638, the disclosures of which are incorporated herein by reference.

US Referenced Citations (164)
Number Name Date Kind
4092732 Ouchi May 1978 A
5296692 Shino Mar 1994 A
5394206 Cocca Feb 1995 A
5396617 Villwock et al. Mar 1995 A
5436621 Macko et al. Jul 1995 A
5437020 Wells et al. Jul 1995 A
5471038 Eisele et al. Nov 1995 A
5485606 Midgdey Jan 1996 A
5497464 Yeh Mar 1996 A
5522049 Kimura et al. May 1996 A
5538436 Garney Jul 1996 A
5576698 Card et al. Nov 1996 A
5584043 Burkart Dec 1996 A
5589719 Fiset Dec 1996 A
5596562 Chen Jan 1997 A
5604917 Saito et al. Feb 1997 A
5630174 Stone et al. May 1997 A
5640541 Bartram et al. Jun 1997 A
5679007 Potdevin et al. Oct 1997 A
5708799 Gafken et al. Jan 1998 A
5717951 Yabumoto Feb 1998 A
5729204 Fackler et al. Mar 1998 A
5734894 Adamson et al. Mar 1998 A
5740349 Hasbun et al. Apr 1998 A
5752857 Knights May 1998 A
5786769 Coteus et al. Jul 1998 A
5790878 Anderson et al. Aug 1998 A
5799200 Brant et al. Aug 1998 A
5802553 Robinson et al. Sep 1998 A
5805834 McKinley et al. Sep 1998 A
5815426 Jigour et al. Sep 1998 A
5828905 Rao Oct 1998 A
5839108 Daberko Nov 1998 A
5844910 Niijima et al. Dec 1998 A
5844911 Schadegg et al. Dec 1998 A
5877975 Jigour et al. Mar 1999 A
5887145 Harari et al. Mar 1999 A
5892213 Ito Apr 1999 A
5905888 Jones et al. May 1999 A
5928347 Jones Jul 1999 A
5928370 Asnaashari Jul 1999 A
5929416 Dos Santos Pato et al. Jul 1999 A
5930496 MacLaren et al. Jul 1999 A
5933328 Wallace et al. Aug 1999 A
5956473 Ma et al. Sep 1999 A
5961652 Thompson Oct 1999 A
5964885 Little et al. Oct 1999 A
5974426 Lee et al. Oct 1999 A
D416541 Hirai et al. Nov 1999 S
5995376 Schultz et al. Nov 1999 A
6002605 Iwasaki et al. Dec 1999 A
6006295 Jones et al. Dec 1999 A
6009492 Matsuoka Dec 1999 A
6010066 Itou et al. Jan 2000 A
6011741 Wallace et al. Jan 2000 A
6015093 Barrett et al. Jan 2000 A
6026007 Jigour et al. Feb 2000 A
6038400 Bell et al. Mar 2000 A
6061746 Stanley et al. May 2000 A
6062887 Schuster et al. May 2000 A
6067234 Kim et al. May 2000 A
6075706 Learmonth et al. Jun 2000 A
6079621 Vardanyan et al. Jun 2000 A
6088755 Kobayashi et al. Jul 2000 A
6088802 Bialick et al. Jul 2000 A
6097605 Klatt et al. Aug 2000 A
6102715 Centofante Aug 2000 A
6112014 Kane Aug 2000 A
6132223 Seeley et al. Oct 2000 A
6137710 Iwasaki et al. Oct 2000 A
6145046 Jones Nov 2000 A
6170029 Kelley et al. Jan 2001 B1
6170066 See Jan 2001 B1
6173291 Jenevein Jan 2001 B1
6175517 Jigour et al. Jan 2001 B1
6182162 Estakhri et al. Jan 2001 B1
6189055 Eisele et al. Feb 2001 B1
6199122 Kobayashi Mar 2001 B1
6202932 Rapeli Mar 2001 B1
6203378 Shobara et al. Mar 2001 B1
6226202 Kikuchi May 2001 B1
6234844 Somerville et al. May 2001 B1
6264506 Yasufuku et al. Jul 2001 B1
6266724 Harari et al. Jul 2001 B1
6279061 Aoki et al. Aug 2001 B1
6279069 Robinson et al. Aug 2001 B1
6282612 Sakajiri et al. Aug 2001 B1
6292863 Terasaki et al. Sep 2001 B1
6317352 Halbert et al. Nov 2001 B1
6330688 Brown Dec 2001 B1
6353870 Mills et al. Mar 2002 B1
6378015 Yen Apr 2002 B1
6381662 Harari et al. Apr 2002 B1
6385677 Yao May 2002 B1
6386920 Sun May 2002 B1
6393524 Ayers May 2002 B1
6402558 Hung-Ju et al. Jun 2002 B1
6405323 Lin et al. Jun 2002 B1
6408352 Hosaka et al. Jun 2002 B1
6413108 Centofante Jul 2002 B2
6426801 Reed Jul 2002 B1
6438638 Jones et al. Aug 2002 B1
6468101 Suzuki Oct 2002 B2
6470284 Oh et al. Oct 2002 B1
6482029 Nishimura Nov 2002 B2
6490163 Pua et al. Dec 2002 B1
6578125 Toba Jun 2003 B2
6581830 Jelinek et al. Jun 2003 B1
6595803 Akagi et al. Jul 2003 B2
6599147 Mills et al. Jul 2003 B1
6601124 Blair Jul 2003 B1
6607405 Nishimura Aug 2003 B2
6658202 Battaglia et al. Dec 2003 B1
6658516 Yao Dec 2003 B2
6663007 Sun Dec 2003 B1
6666724 Lwee Dec 2003 B1
6675233 Du et al. Jan 2004 B1
6684283 Harris et al. Jan 2004 B1
6705529 Kettunen et al. Mar 2004 B1
6718274 Huang et al. Apr 2004 B2
6738259 Le et al. May 2004 B2
6745267 Chen et al. Jun 2004 B2
6746280 Lu et al. Jun 2004 B1
6751694 Liu et al. Jun 2004 B2
6761313 Hsieh et al. Jul 2004 B2
6761320 Chen Jul 2004 B1
6808424 Kaneshiro et al. Oct 2004 B2
6832281 Jones et al. Dec 2004 B2
6839864 Mambakkam et al. Jan 2005 B2
6859369 Mambakkam et al. Feb 2005 B2
6973535 Bruner et al. Dec 2005 B2
7062584 Worrell et al. Jun 2006 B1
7065591 Han et al. Jun 2006 B2
7093161 Mambakkam et al. Aug 2006 B1
7095618 Mambakkam et al. Aug 2006 B1
7162547 Hosaka et al. Jan 2007 B2
7162549 Mambakkam et al. Jan 2007 B2
7191270 Oh et al. Mar 2007 B2
7222205 Jones et al. May 2007 B2
7252240 Jones et al. Aug 2007 B1
7278051 Mambakkam et al. Oct 2007 B2
7295443 Mambakkam et al. Nov 2007 B2
20010039603 Manowitz Nov 2001 A1
20020069363 Winburn Jun 2002 A1
20020178307 Pua et al. Nov 2002 A1
20020185533 Shieh et al. Dec 2002 A1
20030038177 Morrow Feb 2003 A1
20030070112 York Apr 2003 A1
20030074529 Crohas Apr 2003 A1
20030082961 Mowery et al. May 2003 A1
20030084220 Jones et al. May 2003 A1
20030095386 Le et al. May 2003 A1
20030172263 Liu Sep 2003 A1
20040027879 Chang Feb 2004 A1
20060059385 Atri et al. Mar 2006 A1
20060242460 Mambakkam et al. Oct 2006 A1
20060253636 Jones et al. Nov 2006 A1
20070180177 Jones et al. Aug 2007 A1
20070283069 Jones et al. Dec 2007 A1
20070288677 Mambakkam et al. Dec 2007 A1
20080009196 Mambakkam et al. Jan 2008 A1
20080250174 Jones et al. Oct 2008 A1
20080299809 Mambakkam et al. Dec 2008 A1
20090100207 Jones et al. Apr 2009 A1
Foreign Referenced Citations (15)
Number Date Country
20109810 Aug 2001 DE
0775964 Sep 1996 EP
0987876 Aug 1997 EP
1043884 Oct 2000 EP
1139208 Oct 2001 EP
6195524 Jul 1994 JP
08235028 Sep 1996 JP
10154211 Jun 1998 JP
1115928 Jan 1999 JP
11053485 Feb 1999 JP
2000286564 Oct 2000 JP
2002157056 May 2002 JP
490889 Jun 2002 TW
0023936 Apr 2000 WO
2004027617 Apr 2004 WO
Related Publications (1)
Number Date Country
20080017718 A1 Jan 2008 US
Continuations (1)
Number Date Country
Parent 10063021 Mar 2002 US
Child 11829766 US
Continuation in Parts (1)
Number Date Country
Parent 09610904 Jul 2000 US
Child 10063021 US