T.V. Lakshman and D. Stiliadis, “High-Speed Policy-Based Packet Forwarding Using Efficient Multi-dimensional Range Matching” SIGCOMM, 1998, pp. 203-314. |
Xipeng Xiao and Lionel M. Ni, “Internet QoS: A Big Picture,” IEEE Network, Mar./Apr. 1999, pp. 8-18. |
“White Paper—Introduction to QoS Policies,” Stardust.com, 1999, pp. 1-22. |
“Policy-Based Routing,” Cisco Systems, Inc., 1996, 1-7. |
Music Semiconductors, MU9C2480 LANCAM, Preliminary Data Sheet, Aug. 25, 1995, pp. 1-24. |
Music Semiconductors, MU9C2480 LANCAM, Handbook, Nov. 1994. |
Music Semiconductors, “MU9C1480 LANCAM” Advance Information, Mar. 22, 1990, pp. 1-11. |
Music Semiconductors, “MUAA™ CAM Family” Advanced Information, Feb. 24, 1998, Rev. 0, pp. 1-16. |
Takeshi Ogura et al., “A 4kbit Associative Memory LSI”, IEEE Journal of Solid-State Circuit, vol. SC-20, No. 6, Dec. 1985, pp. 1277-1281. |
Hiroshi Kadota et al., “An 8kbit Content-Addressable and Reentrant Memory”, IEEE Journal of Solid-State Circuits, vol. SC-20, No. 5, Oct. 1985, pp. 951-956. |
Simon R. Jones et al., “A 9-kbit Associative Memory for High Speed Parallel Processing Applications”, IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1988 pp. 543-548. |
Landrock et al., “Associative Storage Module”, IBM Technical Disclosure Bulletin, vol. 25, No. 5, Oct. 1992, pp. 2341-2342. |
KLSI DE5B064A1 Address Processor Ver. 2.0.2 Preliminary (believed to be published late 1995 or early 1996). |
KLSI KE5B064H Series Address Processor Ver. 1.0.1 (believed to be published in late 1995 or early 1996). |
Pankaj Gupta and Nick McKeown, “Packet Classification on Multiple Fields,” SIGCOMM (Sep. 2, 1999), 14 pages. |
V. Srinivasan, et al., “Packet Classificatin using Tuple Space Search,” SIGCOMM (Sep. 2, 1999), 12 pages. |
Soo-ik Chae et al., “Content-Addressable Memory for VLSI Pattern Inspection”, IEEE Journal of Solid State Circuits, vol. 23, No. 1, Feb. 1988, pp. 74-78. |
Yong-Chui Shin et al., “A Special-Purpose Content Addressable Memory Chip for Real-Time Image Processing”, IEEE Journal of Solid-State Circuits, vol. 27, No. 5, May 1992, pp. 737-744. |
Sergio R. Ramirez-Chavez, “Encoding Don't Cares in Static and Dynamic Content-Addressable Memories”, Transaction Briefs, IEEE Transactions on Circuits and System-II: Analog and Digital Signal Processing, vol. 39, No. 8, Aug. 1992, pp. 575-578. |
Keikichi Tamaru, “The Trend of Functional Memory Development”, Invited Paper Special Issue on LSI Memories, IEICE Trans. Electron, vol. E76-C, No. 11, Nov. 1993, pp. 1545-1554. |
Music Semiconductors, Advance Information “MUAA Routing CoProcessor (RCP) Family,” (Oct. 1, 1998), Rev. 1b, pp. 1-16. |
Kanad Ghose, “Response Pipelined Cam Chips: The Fast Generation and Beyond.” 7th International Conference on VLSI Design, Jan. 1994, pp. 365-368. |
Anthony McAuley et al., A Self-Testing Reconfigurable CAM,” IEEE Journal of Solid-State Circuits, vol. 26, No. 3, Mar. 1991 pp. 257-261. |
Ian N. Robinson, “Pattern Addressable Memory,” IEEE Micro, Jun. 1992, pp. 20-30. |
Motorola Semiconductor Technical Data, “Advanced Information 16K×64 CAM”, MCM69C432, Jan. 1996, pp. 4 pages. |
Advanced Micro Devices, “Final Am99C10A 256×48 Content Addressable Memory” Publication No. 08125, Rev. G. Dec. 1992, pp. 1-21. |
Masao Akata, “A Scheduling Content-Addressable Memory for ATM Space-Division Switch Control”, IEEE International Solid-State Circuits Conference, Feb. 1991, New York. |
Pankaj Gupta et al., “Routing Lookups in Hardware at Memory Access Speeds”, Proc. Infocom, Apr. 1998, 8 pgs. |
Masayoshi Kobayashi et al., “A 50Mpps Longest Prefix Match Search Engine LSI for Multi-gigabit IP Forwarding”, Technical Report of IEICE IN08-119, Nov. 1998, pp. 7-12. |
GEC Plessey Semiconductors, “P2800 2K×64 Bit Multi-Port Content Addressable Memory,” Preliminary Information, Feb. 1997, pp. 1-15. |
GEC Plessey Semiconductors, “2800 Multi-port Content Addressable Memory,” Functional Product Specification GPS-FPS-2800-12, Jan. 1996. |
Patent Abstracts of Japan, Publication No. 08273376, Publication date Oct. 18, 1996. |
“SRAM-Based Counters”, IBM Technical Disclosure Bulletin, vol. 34, No. 12, May 1992, pp. 269-275. |