Method and Apparatus for Accelerated Format Translation of Data in a Delimited Data Format

Abstract

Various methods and apparatuses are described for performing high speed format translations of incoming data, where the incoming data is arranged in a delimited data format. As an example, the data in the delimited data format can be translated to a structured format such as a fixed field format using pipelined operations. A reconfigurable logic device can be used in exemplary embodiments as a platform for the format translation.

Description

INTRODUCTION

A delimited data format is a common format used for passing data between data processing systems or over networks, particularly with respect to passing record-oriented data. Delimited data formats are platform-independent, and they use a very simple set of tags to represent data. With a delimited data format, data characters are organized into a plurality of fields. A field delimiter (FDL) character is used to separate data fields, a record delimiter (RDL) character is used to separate records, and a shield character is used to shield data characters within data fields that also happen to serve as the field delimiter character or the record delimiter character.

The comma separated value (CSV) format is a common delimited data format. With the CSV format, a comma is typically used as the FDL character, a newline is typically used as the RDL character, and a quotation mark is typically used as the shield character. However, other characters can be employed. For example, a pipe or tab character as the FDL character, an apostrophe character as the shield character, etc. FIG. 1 shows an exemplary portion of a record in a delimited data format.

In the example of FIG. 1, the record is a patient medical record 100 comprising a plurality of different fields (e.g., name, address, etc.). The data from this record 100 can be represented in the CSV format via data 102 in FIG. 1. Each field 104i of the record can be separated by the FDL character 106. However, it may be the case that the character used as the FDL character 106 also exists within the data as a data character. In the example of FIG. 1, this is shown by the commas 110 that are present in the data for Fields 1 and 3 (104₁ and 104₃). In such situations, to prevent a misinterpretation of these commas as field delimiters, the CSV format operates to use a shield character 108 at the start and end of the field that contains the data character 110 which matches the FDL character 106. In the example of FIG. 1, quote marks serve as the shield character 108. Thus, the data St. Louis, Mo. becomes “St. Louis, Mo.”. The use of shield characters raises another possible misinterpretation with respect to data characters 112 in a field that happen to match the shield character 108 (see the quotation marks used for the data string (“Jim”) in Field 1 (100₁)). To prevent a misinterpretation of these quotation marks as shield characters, the CSV format also operates to use a shield character 108 adjacent the data character that happens to match the shield character. Thus, the data string (“Jim”) appears as (“Jim”) in the CSV format.

Delimited data formats present significant challenges in connection with processing the delimited data using software. The inherently serial process of moving byte by byte through a file to look for delimiters and shield characters does not map well to general purpose processors. For example, suppose it is desired to validate whether the zip code field of the file shown in FIG. 1 contains a valid zip code. A software-based system would need to process each byte of the file up through Field 4 (104₄) in order to know that Field 4 has been located. Only then can the processing software validate the zip code data. This byte-by-byte processing requirement creates a bottleneck that detracts from the throughput of a processing system.

As solution to this problem, the inventors disclose various techniques for performing high speed format translations of incoming data, where the incoming data is arranged in a delimited data format.

In accordance with an exemplary aspect disclosed herein, the data in the delimited data format can be translated into outgoing data having a structured format, the structured format being configured to permit a downstream processing component to jump directly to a field of interest in the outgoing data without requiring that component to analyze all of the bytes leading up to the field of interest.

An example of a structured format that can be used toward this end is a fixed field format. With a fixed field format, each field of the outgoing data has a fixed length and is populated with data characters that belong to the same field of the incoming data. If there are not enough data characters for that incoming field to fill the fixed length of the outgoing field, then padding characters can be added to the outgoing field. By employing fields of a fixed length, any downstream processing can quickly and easily target specific fields of the outgoing data for further processing by simply jumping to the location of the targeted field. Because the fixed field layout is well-defined, a downstream processing component will be able to know the byte offset for the field of interest, which means that only simple pointer arithmetic would be needed for the processing component to jump to the field of interest.

In an exemplary embodiment, a reconfigurable logic device can be employed to perform this data translation. As used herein, the term “reconfigurable logic” refers to any logic technology whose form and function can be significantly altered (i.e., reconfigured) in the field post-manufacture. This is to be contrasted with a general purpose processor (GPP), whose function can change post-manufacture, but whose form is fixed at manufacture. An example of a reconfigurable logic device is a programmable logic device (PLD), such as a field programmable gate array (FPGA). As used herein, the term “general-purpose processor” (or “GPP”) refers to a hardware device having a fixed form and whose functionality is variable, wherein this variable functionality is defined by fetching instructions and executing those instructions, of which a conventional central processing unit (CPU) is a common example. Exemplary embodiments of GPPs include an Intel Xeon processor and an AMD Opteron processor. Furthermore, as used herein, the term “software” refers to data processing functionality that is deployed on a GPP or other processing devices, wherein software cannot be used to change or define the form of the device on which it is loaded. By contrast, the term “firmware”, as used herein, refers to data processing functionality that is deployed on reconfigurable logic or other processing devices, wherein firmware may be used to change or define the form of the device on which it is loaded.

Furthermore, the data translation task can be broken down into a plurality of subtasks, where each subtask can be performed by a plurality of data processing modules arranged to operate in a pipelined fashion with respect to each other. Thus, while a downstream module in the pipeline is performing a subtask on data that was previously processed by an upstream module in the pipeline, the upstream module in the pipeline can be simultaneously performing its subtask on more recently received data. An exemplary data translation pipeline can comprise (1) a first module configured to convert the incoming data arranged in the delimited data format to an internal format stripped of the field delimiter characters and the record delimiter characters of the incoming data while preserving the data characters of the incoming fields, (2) a second module downstream from the first module, the second module configured to remove the shield characters from the converted data having the internal format, and (3) a third module downstream from the second module, the third module configured to translate the output of the second module to the outgoing data having the fixed field format.

Through such a modular approach, the pipeline is amenable to accelerated data translation via any of a number of platforms. As mentioned above, reconfigurable logic can be used as a platform for deploying the modules as hardware logic operating at hardware processing speeds via firmware deployed on a reconfigurable logic device. Moreover, such a pipeline is also amenable to implementation on graphics processor units (GPUs), application-specific integrated circuits (ASICs), chip multi-processors (CMPs), and other multi-processor architectures.

The inventors also disclose that the pipeline can be configured to ingest and process multiple characters per clock cycle. This data parallelism can be another source for acceleration relative to conventional solutions.

These and other features and advantages of the present invention will be described hereinafter to those having ordinary skill in the art.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 depicts an example of data organized into a delimited data format.

FIG. 2 depicts an exemplary translation engine in accordance with a disclosed embodiment.

FIG. 3 depicts an exemplary system comprising a translation engine and a data processing stage downstream from the translation engine.

FIG. 4 depicts an exemplary system comprising a translation engine, a data processing stage downstream from the translation engine, and a translation engine downstream from the data processing stage.

FIG. 5 depicts an exemplary system similar to that of FIG. 4, specifically showing field-specific data processing operations within the data processing stage.

FIG. 6 depicts an exemplary fixed field format.

FIG. 7 depicts the data of FIG. 1 organized in a fixed field format.

FIGS. 8(a) and (b) depict examples of suitable platforms for the translation engine.

FIGS. 9(a) and (b) depict exemplary printed circuit boards for use as a coprocessor for the embodiments of FIGS. 8(a) and (b).

FIG. 10 depicts an example of how a firmware pipeline can be deployed across multiple reconfigurable logic devices.

FIG. 11 depicts an example of a pipeline that can be deployed by a translation engine to convert delimited data to fixed field data.

FIG. 12 depicts an exemplary pipeline for a variable record gate (VRG) module.

FIG. 13 depicts a state machine for an exemplary quote masker circuit.

FIGS. 14(a) and (b) depict exemplary delimiter finder circuits.

FIG. 15 depicts an exemplary shift register logic circuit and an exemplary field identifier logic circuit.

FIG. 16 depicts an exemplary quote removal (QRM) module.

FIG. 17(a) depicts an exemplary variable-to-fixed (V2F) module.

FIG. 17(b) depicts a state machine for the V2F module of FIG. 17(a).

FIG. 18 depicts an exemplary pipeline that can be deployed by a translation engine to convert fixed field data to delimited data.

FIG. 19 depicts an exemplary fixed-to-variable (F2V) module.

FIG. 20 depicts an exemplary quote addition (QAD) module.

FIG. 21 depicts an exemplary variable inverse record gate (VIRG) module.

FIG. 22 depicts an exemplary arrangement for a processing module, where the processing module includes a bypass path and a processing path.

DETAILED DESCRIPTION

FIG. 2 depicts an exemplary translation engine 202 that is configured to translate an incoming byte stream 200 having a delimited data format into a reformatted byte stream 204 having the structured format that is geared toward high performance downstream processing such that a downstream processing component can jump directly to fields without analyzing the data characters of the reformatted byte stream 204. As noted, this structured format can be a fixed field format. Once again, FIG. 1 shows exemplary data that can serve as byte stream 200. As will be understood, the bytes of the byte stream 200 can serve as data characters, record delimiters characters, field delimiter characters, and shield characters.

FIG. 3 shows the delivery of the reformatted byte stream 204 to a data processing stage. The data processing stage will be able to select fields of the reformatted byte stream for targeted processing without further analyzing the data characters of the reformatted byte stream 204, thereby greatly improving the throughput performance of the system. The data processing stage then performs data processing operations on the selected fields to generate a processed byte stream 302. This processed byte stream 302 can also exhibit the structured format of the reformatted byte stream 204. The data processing stage 300 can be implemented in software via a GPP, in firmware via reconfigurable logic, or any other platform desired by a practitioner.

For example, the data processing stage can be configured to perform various processing operations as part of data quality checking in connection with extract, transfer, and load (ETL) operations for a database. Some exemplary processing operations can include:

• • Address Validation: A field expected to contain an address can have the address data validated as to whether it exhibits a correct postal service-recognized address format.
  • Email Validation: A field expected to contain an email address can be validated as to whether it exhibits a correct email address format.
  • Date Validation: A field expected to contain a date can be validated as to whether it exhibits a date in the correct range and format.
  • Query/Replace: The data characters in a selected field can be translated from one set to another set (e.g., mapping codes from one code set to another code set or replacing codes with natural language descriptions of such codes).
  • Field Masking/Tokenization: The data characters in a select field can be obfuscated or tokenized for security purposes.
  • Filtering/Searching: The data characters in selected fields can be matched against various search criteria.It should be understood that these are but a few of exemplary data processing operations that can be performed by the data processing stage 300.

Furthermore, it should be understood that these data processing operations can be legacy data processing operations that are implemented in software on processors of a practitioner. Also, if desired, a practitioner can deploy such data processing operations via reconfigurable logic to achieve still further acceleration. Examples of hardware-accelerated data processing operations that can be performed by the data processing stage 300 include the data processing operations disclosed by U.S. Pat. Nos. 7,636,703, 7,702,629, 8,095,508 and U.S. Pat. App. Pubs. 2007/0237327, 2008/0114725, 2009/0060197, and 2009/0287628, the entire disclosures of each of which being incorporated herein by reference.

FIG. 4 depicts an exemplary embodiment where the processed byte stream 302 is translated by a translation engine 400 into a byte stream 402 having a target format. For example, a practitioner may desire that the system re-translate the byte stream 302 back into a delimited data format. In such an embodiment, the translation engine 400 can perform the complementary inverse of the translation operations performed by translation engine 202 to return the data to the delimited data format. Translation engine 400 can also be hardware-accelerated via reconfigurable logic and modularized via processing modules arranged in a pipeline as explained in connection with the translation engine 202.

FIG. 5 depicts a similar system that highlights how the output of the translation engine 202 can feed field-specific data processing operations 500 at the data processing stage 300. It should also be understood that for software-based embodiments of the data processing stage 300, record-specific threads can be running in parallel to provide additional acceleration.

FIG. 6 depicts an exemplary fixed field format that can be exhibited by byte stream 204. Each field of the data has a fixed length (e.g, 128 bytes, etc.). The translation engine 202 can operate to populate each field of the fixed field output with data characters of the corresponding field in the byte stream having the delimited data format. Should there not be enough data characters in the byte stream to fill the fixed field, padding characters can be added to complete the field. In the event that there is insufficient space in the fixed field for all data characters in a field of the delimited data format byte stream, the translation engine 202 can flag a data overflow condition and take appropriate measures through exception handling logic. FIG. 7 depicts an example where the data of FIG. 1 has been translated into a fixed field format where each field has a fixed length of 24 bytes. It should be well understood that a field length of 24 bytes is exemplary only, and other field lengths can be readily employed. It should also be understood that each field need not have the same fixed length. For example, a practitioner can choose to define a field length of 36 bytes for Field 1, a field length of 64 bytes for Field 2, a field length of 64 bytes for Field 3, a field length of 16 bytes for Field 4, and so on. A practitioner can choose such fixed field lengths for each field based on expected characteristics of the data.

In an embodiment where the translation engine 202 is implemented in reconfigurable logic, examples of suitable platforms for such a translation engine 202 are shown in FIGS. 8(a) and (b). FIG. 8(a) depicts a system 800 employs a hardware-accelerated data processing capability through coprocessor 840 to process the incoming byte stream 200. Within system 800, a coprocessor 840 is positioned to receive byte stream 200 that streams into the system 800 from a network 820 (via network interface 810).

The computer system defined by processor 812 and RAM 808 can be any commodity computer system as would be understood by those having ordinary skill in the art. For example, the computer system may be an Intel Xeon system or an AMD Opteron system. Thus, processor 812, which serves as the central or main processor for system 800, preferably comprises a GPP (although this need not be the case).

In this exemplary embodiment, the coprocessor 840 comprises a reconfigurable logic device 802. Preferably, the byte stream 200 streams into the reconfigurable logic device 802 by way of system bus 806, although other design architectures are possible (see FIG. 9(b)). The reconfigurable logic device 802 can be a field programmable gate array (FPGA), although this need not be the case. System bus 806 can also interconnect the reconfigurable logic device 802 with the processor 812 as well as RAM 808. In an exemplary embodiment, system bus 806 may be a PCI-X bus or a PCI-Express bus, although this need not be the case.

The reconfigurable logic device 802 has firmware modules deployed thereon that define its functionality. The firmware socket module 804 handles the data movement requirements (both command data and target data) into and out of the reconfigurable logic device, thereby providing a consistent application interface to the firmware application module (FAM) chain 850 that is also deployed on the reconfigurable logic device. The FAMs 850i of the FAM chain 850 are configured to perform specified data processing operations on any data that streams through the chain 850 from the firmware socket module 804. Examples of FAMs that can be deployed on reconfigurable logic in accordance with the exemplary translation engine 202 are described below.

The specific data processing operation that is performed by a FAM is controlled/parameterized by the command data that FAM receives from the firmware socket module 804. This command data can be FAM-specific, and upon receipt of the command, the FAM will arrange itself to carry out the data processing operation controlled by the received command. For example, within a FAM that is configured to perform a shield character find operation, the FAM's shield character find operation can be parameterized to define the character that will be used as the shield character. In this way, a FAM that is configured to perform a shield character find operation can be readily re-arranged to perform a different shield character find operation by simply loading parameters for a new shield character in that FAM. As another example, a command can be issued to the one or more FAMs that are configured to find a delimiter character (e.g, a record delimiter character or field delimiter character) so that the FAM can be tailored to different delimiter characters without requiring a full reconfiguration of the reconfigurable logic device.

Once a FAM has been arranged to perform the data processing operation specified by a received command, that FAM is ready to carry out its specified data processing operation on the data stream that it receives from the firmware socket module. Thus, a FAM can be arranged through an appropriate command to process a specified stream of data in a specified manner. Once the FAM has completed its data processing operation, another command can be sent to that FAM that will cause the FAM to re-arrange itself to alter the nature of the data processing operation performed thereby. Not only will the FAM operate at hardware speeds (thereby providing a high throughput of data through the FAM), but the FAMs can also be flexibly reprogrammed to change the parameters of their data processing operations.

The FAM chain 850 preferably comprises a plurality of firmware application modules (FAMs) 850a, 850b, . . . that are arranged in a pipelined sequence. However, it should be noted that within the firmware pipeline, one or more parallel paths of FAMs 850i can be employed. For example, the firmware chain may comprise three FAMs arranged in a first pipelined path (e.g., FAMs 850a, 850b, 850c) and four FAMs arranged in a second pipelined path (e.g., FAMs 850d, 850e, 850f, and 850g), wherein the first and second pipelined paths are parallel with each other. Furthermore, the firmware pipeline can have one or more paths branch off from an existing pipeline path. A practitioner of the present invention can design an appropriate arrangement of FAMs for FAM chain 850 based on the processing needs of a given translation operation.

A communication path 830 connects the firmware socket module 804 with the input of the first one of the pipelined FAMs 850a. The input of the first FAM 850a serves as the entry point into the FAM chain 850. A communication path 832 connects the output of the final one of the pipelined FAMs 850m with the firmware socket module 804. The output of the final FAM 850m serves as the exit point from the FAM chain 850. Both communication path 830 and communication path 832 are preferably multi-bit paths.

The nature of the software and hardware/software interfaces used by system 800, particularly in connection with data flow into and out of the firmware socket module are described in greater detail in U.S. Patent Application Publication 2007/0174841, the entire disclosure of which is incorporated herein by reference.

FIG. 8(b) depicts another exemplary embodiment for system 800. In the example of FIG. 8(b), system 800 includes a data store 842 that is in communication with bus 806 via disk controller 814. Thus, the byte stream 200 that is streamed through the coprocessor 840 may also emanate from data store 842. Furthermore, the data store 842 can be the target destination for the output from the translation engine 202 and/or the data processing stage 300 if desired by a practitioner. Data store 842 can be any data storage device/system, but it is preferably some form of mass storage medium. For example, data store 842 can be a magnetic storage device such as an array of Seagate disks.

FIG. 9(a) depicts a printed circuit board or card 900 that can be connected to the PCI-X or PCI-e bus 806 of a commodity computer system for use as a coprocessor 840 in system 800 for any of the embodiments of FIGS. 8(a)-(b). In the example of FIG. 9(a), the printed circuit board includes an FPGA 802 (such as a Xilinx Virtex 5 or an Altera Stratix V FPGA) that is in communication with a memory device 902 and a PCI-e bus connector 904. A preferred memory device 902 comprises SRAM and DRAM memory. A preferred PCI-X or PCI-e bus connector 904 is a standard card edge connector.

FIG. 9(b) depicts an alternate configuration for a printed circuit board/card 900. In the example of FIG. 9(b), one or more network controllers 908, and one or more network connectors 910 are also installed on the printed circuit board 900. Any network interface technology can be supported, as is understood in the art. Hardware logic can be used as the internal connector between the FPGA, memory, and network controller. It should be noted that a disk interface technology can be used in addition to or in place of the network controller and network connector shown in FIG. 9(b).

It is worth noting that in either the configuration of FIG. 9(a) or 9(b), the firmware socket 804 can make memory 902 accessible to the bus 806, which thereby makes memory 902 available for use by an OS kernel as the buffers for transfers to the FAMs from a data source with access to the bus. It is also worth noting that while a single FPGA 802 is shown on the printed circuit boards of FIGS. 9(a) and (b), it should be understood that multiple FPGAs can be supported by either including more than one FPGA on the printed circuit board 900 or by installing more than one printed circuit board 900 in the system 800. FIG. 10 depicts an example where numerous FAMs in a single pipeline are deployed across multiple FPGAs.

Translation Engine 202

FIG. 11 depicts an exemplary pipeline that can be employed by the translation engine 202. The pipeline can comprise (1) a first module configured to convert the incoming data arranged in the delimited data format to an internal format stripped of the field delimiter characters and the record delimiter characters of the incoming data while preserving the data characters of the incoming fields, (2) a second module downstream from the first module, the second module configured to remove the shield characters from the converted data having the internal format, and (3) a third module downstream from the second module, the third module configured to translate the output of the second module to the outgoing data having the fixed field format. In this example, the first module can be referred to as a variable record gate (VRG) module, the second module can be referred to as a quote removal module (QRM) given that quote marks are used as the shield character in this example, and the third module can be referred to as a variable-to-fixed (V2F) module. Each module can be configured to operate in parallel in a pipelined manner. As such, while the V2F module is operating on data previously processed by the VRG and QRM modules, the QRM module is operating on data previously processed by the VRG module, and the VRG module is operating on newly received data, and so on as data continues to stream into the pipeline.

VRG Module:

FIG. 12 depicts an exemplary arrangement for a VRG module. The components of the VRG module shown in FIG. 12 can also be implemented as modular circuits in a pipelined chain. The VRG module can generate an output byte stream that is marked with control data to identify information such as which bytes correspond to a start of record, an end of record, a start of field, and an end of field. Thus, downstream modules need not reparse the bytes to gather that information. With reference to the operations described herein, it should be understood that the various circuit components of the VRG module can process the bytes of the byte stream in chunks (e.g., 64 bit (8 byte) or 128 bit (16 byte) chunks) per clock cycle. Thus, the component circuits can be configured to provide data parallelism by ingesting and processing multiple characters in the byte stream per clock cycle.

A first circuit in the VRG can be configured to process the shield characters that are present in the byte stream 200 to distinguish between the bytes that are eligible for downstream consideration as to whether they correspond to a delimiter character (e.g., the bytes that are present in a field that has not been shielded by a shield character) and the bytes that are ineligible for downstream consideration as to whether they correspond to a delimiter character (e.g., the bytes that are present in a field that has been shielded by a shield character). In this example, such a circuit can be referred to as a quote masker (QM) circuit.

A second circuit in the VRG that is downstream from the QM circuit can be configured to process the output of the QM circuit to locate the presence of delimiter characters in the byte stream. In this example, such a circuit can be referred to as a delimiter finder (DLF) circuit.

A third circuit in the VRG that is downstream from the DLF circuit can be configured to process the output of the DLF circuit to detect empty fields, remove the delimiter characters from the byte stream, and mark the bytes which correspond to data characters at the start of a record and end of a record. In this example, such a circuit can be referred to as a shift register logic (SRL) circuit.

A fourth circuit in the VRG that is downstream from the SRL circuit can be configured to process the output of the SRL circuit to generate a field identifier that identifies which field each data character of the byte stream belongs to and mark the bytes which correspond to data characters at the start of a field and end of a field. In this example, such a circuit can be referred to as a field ID logic (FIDL) circuit.

FIG. 13 provides additional detail regarding the QM circuit. Once again, in this example, the shield character is a quote mark, so quotes will be used throughout this example to refer to the shield character. However, it should be understood that characters other than quote marks could be used as the shield character. As noted, the QM circuit is configured to mark each byte of the byte stream with an indicator of whether or not it is a valid candidate as a delimiter (i.e. NOT protected by the shield character). FIG. 13 depicts exemplary state diagrams that can be employed by the QM circuit to implement this task. FIG. 13 shows two states: CLOSED (“Close Quote”) and OPEN (“Open Quote”). In the CLOSED state, which is the initialization state, the quotes have been closed, and characters are open for consideration as a delimiter. While in this state, any character that is not a quote character will be marked with a “Delimiter Valid” (DV) flag set to true, meaning that the character is a candidate delimiter character. Upon observing a quote character, this machine will transition to the OPEN state, meaning that the data is inside a quote and thus shielded by the quote character. Any character other than a quote character will be marked with a DV flag set to false, indicating that the character is not a candidate to be a delimiter. Upon detection of another quote character, this state machine will transition back to CLOSED, meaning that next character is no longer being shielded by quote marks. This toggling behavior also accommodates the possible presence of double quotes in the byte stream which are meant to internally shield data characters that happen to be quote marks (see the portion of Field 1 in FIG. 1 comprising “Jim”—all of Field 1 has been shielded by quote marks, so that quote mask should not change upon encountering the internal double quotes in the byte stream). From the open data state, if a quote mark is detected in the byte stream, the state machine will transition to the closed quote state, while any other character in the byte stream means the state machine will remain in the open data state.

It should be understood with the diagram of FIG. 13 that one can ignore the DV status bits for the actual quote characters because configuration restrictions prevent shield characters and delimiter characters from overlapping. In this model, some quotes will be marked as valid, and others will not, but regardless of their marking they will never be considered a delimiter, as will be understood upon review of FIG. 14.

The QM circuit thus outputs the bytes of the byte stream where each byte is associated with a DV flag to indicate whether the associated byte should be processed to assess whether it contains a delimiter character.

FIG. 14(a) provides additional detail regarding an example of a DLF circuit. A data register can be loaded with the current byte under consideration. A mask register can be loaded with the DV flag associated with the byte loaded in the register. A first match key register can be loaded with the RDL character, and a second match key register can be loaded with the FDL character. The byte in the data register can be logically ANDed with the DV data in the mask register. Thus, from the description above, (1) if a byte has been identified by the QM register as being eligible for consideration as to whether it contains a delimiter character, its associated DV flag is equal to 1, and the output of the AND operation will pass the byte to a matching stage, and (2) if a byte has been identified by the DV register as being ineligible for consideration as to whether it contains a delimiter character, its associated DV flag is equal to 0, and the output of the AND operation will pass a zero value to a matching stage (thereby causing the matching stage to find no match with respect to the delimiter characters which are assumed to be different characters than the zero value).

A first comparator in the matching stage compares the RDL character with the AND operation output. Based on the outcome of that comparison, a control signal can be applied to a multiplexer to govern whether an RDL flag associated with the byte under consideration will go to a state indicating the byte under consideration corresponds to the RDL character (e.g., high) or to a state indicating the byte under consideration does not correspond to the RDL character (e.g., low). Similar matching logic can be employed to test the AND operation output against the FDL character to yield an FDL flag associated with the byte under consideration. Furthermore, for embodiments where the DLF circuit is implemented in reconfigurable logic, the parallelism capabilities provided by the reconfigurable logic mean that the RDL character matching operation and the FDL character matching operation can be performed simultaneously.

Thus, the output of the DLF circuit shown by FIG. 14(a) will be a stream of outgoing bytes and their associated RDL and FDL flags.

FIG. 14(b) depicts an example of a DLF circuit where the DLF circuit is configured to ingest multiple characters per clock cycle (e.g., 3 characters per clock cycle as shown in the example of FIG. 14(b)). Thus, the data shift register through which the byte stream is passed will have a multi-character data width (once again, a 3 character width in this example). Similarly, the data shift register through which the DV mask is passed will also have a data width that corresponds to the data width of the data shift register for the byte stream. Each clock cycle, the 3 characters of the data shift register and the DV masks corresponding to those three characters can be processed in parallel through replicated AND gates, comparators, and multiplexers to test the characters for matches against the RDL character and the FDL character. Upon completion of a cycle, the data shift registers can be configured to perform a shift by three characters to load the next set of characters for processing.

FIG. 15 provides additional detail regarding the SRL circuit and the FIDL circuit. The SRL circuit and the FIDL circuit can cooperate to pack the data headed downstream. FDL and RDL characters are removed from the byte stream, a count of skipped fields (e.g., empty fields) is generated, and the data characters that serve as field and record boundaries are marked. Further still, each field can be tagged with a field identifier for use by downstream processing. The output of the FIDL circuit can thus be the data characters of the byte stream and control data associated with those characters. This control data can take the form of a structured module chain interface (SMCI) protocol. The SMCI protocol can include a start of field (SOF) data, end of field (EOF) data, start of record (SOR) data, end of record (EOR) data, field identifier data, and count data, the count data being indicative of how many bytes should be consumed (e.g., how many bytes are valid in a transaction (transmission of a data word). For a data width of 8 bytes, for example, the count can range from 0-8 depending upon how many of the bytes are valid.

The SRL circuit of FIG. 15 can employ three shift registers—a data shift register through which the characters of the byte stream are pushed, a RDL shift register through which the RDL flag data is pushed, and a FDL shift register through which the FDL flag data is pushed.

Logic 1500 can be configured to:

• • Find the “leading” delimiter in the FDL or RDL register (the first character in the data register for which the corresponding FDL or RDL flag is high). The record/field found flag can be set as appropriate when a leading delimiter is found.
  • Check the RDL and FDL flags following the leading delimiter to determine if an empty or skipped field/record is present. An empty/skipped field is a field with no data. Such an empty/skipped field appears in the byte stream as back to back FDL characters (as indicated by the FDL flag data). An empty/skipped record is a record with no data. Such an empty/skipped record appears in the byte stream as back to back RDL characters (as indicated by the RDL flag data).
    • If there are back to back delimiters in the byte stream, determine a count of the empty fields/records and pull those off the shift register. This count is communicated as the Fields Skip output of the SRL circuit in FIG. 15.
    • If non-empty fields are found, use the position of the delimiter (communicated as a bit in the field/record found register) to indicate how much data to pull off for the given field. This information can be communicated as the Data Count output of the SRL circuit in FIG. 15.

The shift logic 1502 can then operate in a fashion to cause the shift register to consume or strip off the delimiters. Thus, when delimiter characters are found in the byte stream based on the SMCI data, the shift logic 1502 can cause the shift register to shift out the delimiter characters while holding a data valid signal low. In this fashion, the delimiter characters are effectively dropped from the outgoing data stream.

The FIDL circuit then takes in the output of the SRL circuit in a register output and processes that output to generate an EOR flag and EOF flag for the data characters in the byte stream. Based on the delimiter following the data being pulled, the logic can determine whether to send an EOF or EOR marker (by checking the delimiter that triggered then end of the field/record). Logic 1504 and 1506 operate as a counter that increments the Field ID each time a new field in a record is encountered (in response to the skipped count, the EOR flag and the EOF flag). Thus, the Field ID can operate as an array index such that the first field has a Field ID of 0, the second field has a Field ID of 1, and so on. Furthermore logic 1508 operates to generate SOR and SOF flags from the EOR and EOF flags. The SOR/SOF/EOF/EOR data, count data, and Field ID data produced by the FIDL circuit can serve as the SMCI protocol control data associated with the outgoing bytes.

It should also be understood that the VRG module can be internally pipelined such that the QM circuit, the DLF circuit, the SRL circuit, and the FIDL circuit are configured to operate simultaneously in a pipelined fashion.

QRM Module:

FIG. 16 depicts an exemplary arrangement for a QRM module. The QRM module is configured to strip the quotes used as the start and end of a field as shield characters and convert two consecutive quotes into a single quote.

The quote finder logic 1600 receives the data and SMCI signal from the VRG module output, and performs matching operations on the data to locate the characters that match the quote character. If a quote character in the data stream is at the start of a field (as indicated by the SOF flag in the SMCI control data), then the quote finder logic 1600 can mark that quote character for removal. If a quote character in the data stream is at the end of a field (as indicated by the EOF flag in the SMCI control data), then the quote finder logic 1600 can also mark that quote character for removal. Furthermore, if consecutive quote characters are found in the data stream, then the quote finder logic can mark the first quote for removal. Alternatively, the quote finder logic can be configured to merely mark the locations of quote characters in the data stream.

Thus, the quote finder logic 1600 provides the data stream, its associated SMCI control data, and the quote removal markers to quote conversion logic 1602. The quote conversion logic is configured to remove the single quotes from the data stream and replace the double quotes with single quotes. A shift register repacks the data from the quote conversion logic to accommodate the quote removals. Thus, the output of the shift register comprises the data stream and its corresponding SMCI control data.

The QRM module can also be internally pipelined such that the quote finder logic 1600, the quote conversion logic 1602 and shift register operate simultaneously in a pipelined fashion.

V2F Module:

FIG. 17(a) depicts an exemplary arrangement for a V2F module. The V2F module can hold a map of field lengths to use for the fixed field format. The V2F module can use this map to fit the fields of the data stream to their appropriate length in accordance with the target fixed field format. The V2F module will pad out any field in the data stream shorter than the specification field length with a padding character, which can be a configurable special character. For ease of reference, these padding characters can be referred to as zeros for purposes of discussion. The V2F module will also output an overflow error for any field in the data stream longer than the specification field length.

The LUT stores a table of field widths that can be sent in from software. This table will thus have the length for each field as specified by software on startup. Thus, it should be understood that through these specified field lengths, each of the fields of the output fixed field formatted-data can have its own length that need not be the same length as the other fields. The index into this table represents the ID of a given field, and the value at that location represents the given field length. The last field identifier, and consequently the last populated field in the LUT, is stored in a last field identifier (max_fid) which is stored separately from the LUT. It is worth noting that some fields in this table can have a specified length of zero, meaning they are to be eliminated from output data records. (This can be used to eliminate fields that are generally not present in the input data.)

An input state machine takes in the data stream and SMCI control data from the QRM module and compares it with the field identifiers from the LUT to reconcile the incoming fields with the expected fields for each record. The start of each field for the incoming data is marked in the SMCI data by the SOF flag while the end of each field is marked in the SMCI data by the EOF flag. Further still, the Field ID of the SMCI data will identify the field to which the current data of the data stream corresponds. From this information, the input state machine can transition between states of PROCESSING, COMPLETE, and OVERFLOW. FIG. 17(b) depicts an exemplary state machine diagram for the input state machine of FIG. 17(a).

In the PROCESSING state, if the field identifier for the incoming data (fid_in) matches the field identifier for the current_field from the LUT (current_fid), then the incoming data can be sent to the output state machine for processing. However, while in the PROCESSING state, if fid_in does not match current_fid (and an EOR marker is not present), then this means that a gap in the incoming fields exists, and an empty field should be sent to the output state machine for processing. The next current_fid from the LUT is then processed.

If fid_in is greater than max_fid while the input state machine is in the PROCESSING state, the state machine transitions to the OVERFLOW state. This condition indicates that the input record included more fields than expected. While in the OVERFLOW state, the input state machine sends the overflow fields to the output state machine until an EOR marker is encountered in the incoming data. Upon encountering the EOR market in the incoming data, the input state machine will transition back to the PROCESSING state.

If fid_in does not match max_fid and the EOR marker is present in the incoming data while the input state machine is in the PROCESSING state, this means that the incoming record had fewer fields than expected and we transition to the COMPLETE state. While in the COMPLETE state, the input state machine sends size zero fields to the output state machine and increments to the next current_fid from the LUT. Once current_fid reaches max_fid, the input state machine transitions back to the PROCESSING state.

The input state machine reports a data value indicative of the size of each identified field as it receives SOF markers from the input SMCI interface (current_field_size). For empty fields that are added to fill in a gap in a record, the current_field_size can be zero. For non-empty fields, a counter can be employed to identify how many bytes are present in each field (from the SOF and EOF markers in the SMCI control data associated with the incoming data).

The output state machine operates to fill fields with bytes of the incoming data or padding characters as necessary, and identify those fields which are overflowing with bytes of the incoming data as necessary. The output state machine can progress from a PROCESSING state (during which time the data stream fills the output data shift register that contains the output field) to a PADDING state (during which time padding characters are added to the output field) upon detection of a field incomplete condition. The field incomplete condition can occur if the current_field_size for an input field is less than the corresponding field length for the output field. Once the output field has been filled to the current_field_size, the output state machine can transition to the PADDING state.

While in the PADDING state, the remaining space in the output field is filled with padding characters until the padding characters added to the output field have caused the output field to reach the size of its field length. The output state machine can then return to the PROCESSING state.

The output state machine can also progress from the PROCESSING state to the OVERFLOW START state upon detection of a field overflow condition. The field overflow condition can occur if the current_field_size for an input field is greater than the corresponding field length for the output field. If this condition is detected, the output state machine can transition to the OVERFLOW START state. When in the OVERFLOW START state, an overflow start command (CMD) can be sent and the data shift register is flushed. The output state machine then progresses to the OVERFLOW state (during which time the overflow data is sent). Upon encountering the EOF flag for the overflowing field, the output state machine will progress to the OVERFLOW END state. During the OVERFLOW END state, an overflow end command (CMD) can be sent, and the shift register is flushed. Thus, overflowing fields are framed by overflow commands in the output data.

A command/data multiplexer is configured to provide either the CMDs from the output state machine or the content of the data shift register (SR) as an output. The state of the output state machine will govern which multiplexer input is passed as the multiplexer output. Thus, if the output state machine is in the OVERFLOW START or OVERFLOW END states, the multiplexer will pass command data indicative of these states to the output. While the output state machine is in the PROCESSING, PADDING, or OVERFLOW states, the multiplexer will pass the content of the output data shift register to the output. Accordingly, the V2F will output a fixed field of data when no overflows are detected. If an overflow is detected, a CMD signal frames the overflow data so that exception handling can further process the overflowing field.

Thus, the V2F module is able to deliver the data of the input byte stream 200 to the data processing stage 300 as a byte stream in a fixed field format.

Translation Engine 400:

If it is desired to translate the processed data output of the data processing stage back to a delimited data format, the translation engine 400 can be configured with a pipeline of processing modules that effectively perform the inverse of the operations performed by the pipeline of FIG. 11. FIG. 18 depicts an exemplary pipeline that can be deployed by the translation engine 400. A fixed-to-variable (F2V) module can convert the incoming data in a fixed field format to the variable format having the SMCI control protocol. A quote addition (QAD) module downstream from the F2V module can insert shield characters into the data stream at appropriate locations as per the target delimited data format. A variable inverse record gate (VIRG) module downstream form the QAD module can insert FDL and RDL characters into the data stream at appropriate locations to thereby generate an output data stream in the target delimited data format.

FIG. 19 depicts an exemplary embodiment for the F2V module. Incoming data is shifted through a shift register, and a LUT of field lengths is used to ascertain the length of each incoming field. A field creator delineates the different fields of the incoming data and generates the associated SMCI control protocol data for those fields.

FIG. 20 depicts an exemplary embodiment for the QAD module. The QAD module can inspect the incoming data for shield characters and delimiter characters to insert shield characters at appropriate locations as per the delimited data format. For example, if it detects a data character within a field that does not serve as an FDL character but matches the FDL character, the QAD module will operate to wrap that field with quote marks. The QAD module can also operate to strip the incoming data of padding characters that may have been added to the fields to fillout the fixed fields. A special character logic in the QAD module can operate to detect and mark all special characters (shield characters, FDL characters, and RDL characters) in the data stream for populating the data and header queues. A padding clipper that then culls the data stream of padding characters and shift registers can be employed to repack the outgoing data.

FIG. 21 depicts an exemplary VIRG module. The VIRG module can take in the data output from the QAD module together with the associated SMCI control data to insert actual RDL characters and FDL characters at appropriate locations in the data stream via processing logic triggered by the SMCI control data and corresponding shift registers. Thus, the output of the VIRG module will be a stream of data in the delimited data format.

Selective Enabling and Disabling of Engines and Processing Modules:

It should also be understood that command data can be inserted into the data stream to enable and disable various modules of the processing pipeline deployed by the translation engine(s) as appropriate for a processing task. For example, in an embodiment where both translation engine 202 and translation engine 400 are employed (for example in reconfigurable logic), and if the destination for the delimited data is a database, a practitioner may choose to disable the translation engine 400. The disabled translation engine 400 would thus act as a pass through while remaining instantiated on the reconfigurable logic. As another example, if the incoming delimited data does not include shield characters, command data can be employed to disable the QM circuit of the VRG module and the QRM module. Such disabled modules would thus act as pass through components while remaining instantiated on the reconfigurable logic.

FIG. 22 depicts an exemplary arrangement for a processing module to support a selective enabling/disabling functionality. The module 2200 of FIG. 22 can include a command parser block, a logic block downstream from the command parser block, and a stream merge block downstream from the command parser block and the logic block.

The command parser block operates to receive the incoming data stream (which in this example is incoming data and associated SMCI control protocol; however, this need not be the case) and interpret the content of that stream to determine whether the incoming data is to be processed by the logic block or to bypass the logic block. Two criteria can determine whether data or commands will be processed by a module. For commands specifically, a module ID is present in a command to denote which specific module the command targets. There can be a special case for a module ID of zero that denotes the command applies to the entire chain. In addition to command routing, a context identifier can be used to denote which stream of data is currently being processed. Different modules can be bound to different contexts or streams.

Command messages are used to toggle the “plumbing” of a given module chain, turning modules ON or OFF (pass through) for a given context, and are used to mark changes in the active context. As a result, commands are sent through to set up the active data routes for a context and are used to denote which context is active. After the command setup, data will be processed by that configured chain until new commands arrive to enable/disable modules or toggle a context switch.

The command parser is responsible for inspecting command headers to note whether or not the command is intended for the given module, and it is responsible for following context switching commands that denote the active context.

When the module is in pass through, or is observing data from a context for which it is not bound, all data will be sent through the bypass channel 2202 rather than through the logic block. To disable an entire engine (such as translation engine 400), all of the modules that make up that engine can be disabled.

The logic block can implement any of the processing tasks described herein for the translation engine (e.g., the VRG module, the QM circuit, the V2F module, etc.).

The stream merge block operates to merge the output of the logic block and the information on the bypass channel to generate an output from the module. Data from the bypass channel will be given precedence over data from the logic block (if both are available), and the stream merge block is responsible for ensuring that data and commands are merged in on proper data boundaries.

The exemplary embodiments described herein can be used for a wide array of data processing tasks where performing data translations at low latency and high throughput are desired. Any enterprise in which data in a delimited format is widely used as the mode of communicating data records from location to location is expected to greatly benefit from use of the disclosed embodiments. For example, medical records and health care data are often communicated via a delimited data format and would benefit from improvements in how such data is processed (particularly in connection with data quality checking operations and database ETL operations).

While the present invention has been described above in relation to its exemplary embodiments, various modifications may be made thereto that still fall within the invention's scope. Such modifications to the invention will be recognizable upon review of the teachings herein. Accordingly, the full scope of the present invention is to be defined by the appended claims and their legal equivalents.

Claims

1. A method comprising: receiving, by a pipeline, an incoming stream comprising a plurality of bytes arranged in a delimited data format, the incoming byte stream being representative of data arranged in a plurality of fields, the incoming byte stream comprising a plurality of data characters, a plurality of shield characters, and a plurality of field delimiter characters, the field delimiter characters defining a plurality of boundaries between the fields, wherein the pipeline is deployed on at least one of (1) a reconfigurable logic device, (2) a graphics processor unit (GPU), (3) an application-specific integrated circuit (ASIC), and (4) a chip multi-processor (CMP);the pipeline processing the bytes of the received byte stream as the bytes stream through the pipeline, wherein the processing step includes the pipeline translating the received byte stream to an outgoing byte stream arranged in a structured format, the outgoing byte stream comprising a plurality of the data characters of the received byte stream arranged in a plurality of fields and stripped of the field delimiter characters and the shield characters, wherein the structured format permits a downstream processing component to jump directly to a field of interest in the outgoing byte stream without requiring the downstream processing component to analyze the data characters of the outgoing byte stream leading up to the field of interest;selectively targeting a field of the outgoing byte stream for processing without analyzing the data characters of the outgoing byte stream; andperforming a field-specific data processing operation on the selectively targeted field of the outgoing byte stream.

2. The method of claim 1 wherein the selectively targeting step and the performing step are performed by a computer system that executes software.

3. The method of claim 1 wherein the selectively targeting step and the performing step are performed by the pipeline.

4. The method of claim 1 wherein the field-specific data processing operation comprises an address validation operation as to whether the data characters in the selectively targeted field exhibit a correct postal service-recognized address format.

5. The method of claim 1 wherein the field-specific data processing operation comprises an email address validation operation as to whether the data characters in the selectively targeted field exhibit a correct email address format.

6. The method of claim 1 wherein the field-specific data processing operation comprises a date validation operation as to whether the data characters in the selectively targeted field exhibit a date in a correct range and format.

7. The method of claim 1 wherein the field-specific data processing operation comprises a query/replace operation that translates the data characters in the selectively targeted field.

8. The method of claim 1 wherein the field-specific data processing operation comprises a field masking or tokenization operation that obfuscates or tokenizes the data characters of the selectively targeted field.

9. The method of claim 1 wherein the field-specific data processing operation comprises a filtering/searching operation that matches data characters in the selectively targeted field against search criteria.

10. The method of claim 1 wherein the field-specific data processing operation comprises a data quality checking operation as part of an extract, transfer, load (ETL) procedure.

11. The method of claim 1 wherein the selectively targeting step comprises selectively targeting a plurality of fields of the outgoing byte stream for processing without analyzing the data characters of the outgoing byte stream; and wherein the performing step comprises performing a plurality of field-specific data processing operations in parallel on the selectively targeted fields of the outgoing byte stream.

12. The method of claim 1 wherein the pipeline is deployed on a reconfigurable logic device.

13. The method of claim 1 wherein the pipeline is deployed on a GPU.

14. The method of claim 1 wherein the delimited data format is a comma separated value (CSV) format.

15. The method of claim 1 wherein the structured format is a fixed field format.

16. An apparatus comprising: at least one of (1) a reconfigurable logic device, (2) a graphics processor unit (GPU), (3) an application-specific integrated circuit (ASIC), and (4) a chip multi-processor (CMP) on which a pipeline is deployed; anda data processing stage implemented on a processor or the pipeline;wherein the pipeline is configured to receive an incoming stream comprising a plurality of bytes arranged in a delimited data format, the incoming byte stream being representative of data arranged in a plurality of fields, the incoming byte stream comprising a plurality of data characters, a plurality of shield characters, and a plurality of field delimiter characters, wherein the field delimiter characters define a plurality of boundaries between the fields;wherein the pipeline is further configured to process the bytes of the received byte stream as the bytes stream through the pipeline to translate the received byte stream to an outgoing byte stream arranged in a structured format, the outgoing byte stream comprising a plurality of the data characters of the received byte stream arranged in a plurality of fields and stripped of the field delimiter characters and the shield characters, wherein the structured format permits the data processing stage to jump directly to a field of interest in the outgoing byte stream without requiring the data processing stage to analyze the data characters of the outgoing byte stream leading up to the field of interest; andwherein the data processing stage is configured to (1) selectively target a field of the outgoing byte stream for processing without analyzing the data characters of the outgoing byte stream, and (2) perform a field-specific data processing operation on the selectively targeted field of the outgoing byte stream.

17. An apparatus comprising: a processor;at least one of (1) a reconfigurable logic device, (2) a graphics processor unit (GPU), (3) an application-specific integrated circuit (ASIC), and (4) a chip multi-processor (CMP) on which a pipeline is deployed; andwherein the pipeline is configured to receive an incoming stream comprising a plurality of bytes arranged in a delimited data format, the incoming byte stream being representative of data arranged in a plurality of fields, the incoming byte stream comprising a plurality of data characters, a plurality of shield characters, and a plurality of field delimiter characters, wherein the field delimiter characters define a plurality of boundaries between the fields;wherein the pipeline is further configured to process the bytes of the received byte stream as the bytes stream through the pipeline to translate the received byte stream to an outgoing byte stream arranged in a structured format, the outgoing byte stream comprising a plurality of the data characters of the received byte stream arranged in a plurality of fields and stripped of the field delimiter characters and the shield characters, wherein the structured format permits the processor to jump directly to a field of interest in the outgoing byte stream without requiring the processor to analyze the data characters of the outgoing byte stream leading up to the field of interest; andwherein the processor is configured to (1) selectively target a field of the outgoing byte stream for processing without analyzing the data characters of the outgoing byte stream, and (2) perform a field-specific data processing operation on the selectively targeted field of the outgoing byte stream.

18. The apparatus of claim 17 wherein the processor is configured to execute software to perform the selectively targeting and field-specific data processing operations.

19. The apparatus of claim 17 wherein the field-specific data processing operation comprises an address validation operation as to whether the data characters in the selectively targeted field exhibit a correct postal service-recognized address format.

20. The apparatus of claim 17 wherein the field-specific data processing operation comprises an email address validation operation as to whether the data characters in the selectively targeted field exhibit a correct email address format.

21. The apparatus of claim 17 wherein the field-specific data processing operation comprises a date validation operation as to whether the data characters in the selectively targeted field exhibit a date in a correct range and format.

22. The apparatus of claim 17 wherein the field-specific data processing operation comprises a query/replace operation that translates the data characters in the selectively targeted field.

23. The apparatus of claim 17 wherein the field-specific data processing operation comprises a field masking or tokenization operation that obfuscates or tokenizes the data characters of the selectively targeted field.

24. The apparatus of claim 17 wherein the field-specific data processing operation comprises a filtering/searching operation that matches data characters in the selectively targeted field against search criteria.

25. The apparatus of claim 17 wherein the field-specific data processing operation comprises a data quality checking operation as part of an extract, transfer, load (ETL) procedure.

26. The apparatus of claim 16 wherein the processor is further configured to (1) selectively target a plurality of fields of the outgoing byte stream for processing without analyzing the data characters of the outgoing byte stream, and (2) perform a plurality of field-specific data processing operations in parallel on the selectively targeted fields of the outgoing byte stream.

27. The apparatus of claim 17 wherein the pipeline is deployed on a reconfigurable logic device.

28. The apparatus of claim 17 wherein the pipeline is deployed on a GPU.

29. The apparatus of claim 17 wherein the delimited data format is a comma separated value (CSV) format.

30. The apparatus of claim 17 wherein the structured format is a fixed field format.