Patent Grant
10805994
The present invention relates to a load control device for controlling the amount of power delivered to an electrical load, such as a lighting load, and more particularly, a phase-control-to-DC converter circuit for determining a target intensity level for the lighting load from a phase-control signal.
In order to save energy, high-efficiency lighting loads, such as, for example, compact fluorescent lamps (CFLs) and light-emitting diode (LED) light sources, are being used in place of or as replacements for conventional incandescent or halogen lamps. High-efficiency light sources typically consume less power and provide longer operational lives as compared to incandescent and halogen lamps.
The lighting control system 10 also comprises a “two-wire” dimmer switch 30, which is coupled in series between an alternating-current (AC) power source 15 and the screw-in compact fluorescent lamp 20 for controlling the intensity of the lamp tube 22. The dimmer switch 30 may be adapted to be mounted to a standard electrical wallbox and comprises a hot terminal H coupled to the AC power source 15 for receiving an AC mains line voltage VAC, and a dimmed-hot terminal DH coupled to the screw-in compact fluorescent lamp 20. The dimmer switch 30 does not require a direct connection to the neutral side N of the AC power source 15. Examples of prior art dimmer switches are described in greater detail is commonly-assigned U.S. Pat. No. 5,248,919, issued Sep. 29, 1993, entitled LIGHTING CONTROL DEVICE; U.S. Pat. No. 6,969,959, issued Nov. 29, 2005, entitled ELECTRONIC CONTROL SYSTEMS AND METHODS; and U.S. Pat. No. 7,687,940, issued Mar. 30, 2010, entitled DIMMER SWITCH FOR USE WITH LIGHTING CIRCUITS HAVING THREE-WAY SWITCHES, the entire disclosures of which are hereby incorporated by reference.
The dimmer switch 30 comprises a bidirectional semiconductor switch 32 coupled between the hot terminal H and the dimmed hot terminal DH for conducting a load current LOAD through the screw-in compact fluorescent lamp 20. The bidirectional semiconductor switch 32 may comprise a single device, such as a triac, or a combination of devices, such as, two field-effect transistors (FETs) or insulated-gate bipolar junction transistors (IGBTs) coupled in anti-series connection. To control the amount of power delivered to the lamp tube 22, the bidirectional semiconductor switch 32 is controlled to be conductive and non-conductive for portions of a half-cycle of the AC power source 15, such that the bidirectional semiconductor switch is rendered conductive for a conduction time TON each half-cycle. The dimmer switch 30 may comprise a toggle actuator for turning the high-efficiency lamp tube 22 on and off and an intensity adjustment actuator for adjusting the intensity of the lamp tube 22 between a low-end intensity and a high-end intensity.
The dimmer switch 30 further comprises a control circuit 34 coupled in parallel with the bidirectional semiconductor switch 32 for conducting a control circuit ICNTL through the screw-in compact fluorescent lamp 20. The control circuit 34 is coupled to a control input of the bidirectional semiconductor switch 32 for rendering the bidirectional semiconductor switch conductive and non-conductive to generate a phase-control voltage VPC using either the forward phase-control dimming technique or the reverse phase-control technique. Accordingly, the bidirectional semiconductor switch 32 is rendered conductive for the conduction time TCON each half-cycle, thus setting a duty cycle DCPC of the phase-control voltage VPC. The control circuit 34 may be operable to provide, for example, a constant gate drive to the bidirectional semiconductor switch 32, such that the bidirectional semiconductor switch will remain conductive independent of the magnitude of the load current ILOAD conducted through the bidirectional semiconductor switch and the screw-in compact fluorescent lamp 20. An example of a two-wire dimmer switch having a constant gate drive control circuit is described in greater detail in commonly-assigned, co-pending U.S. patent application Ser. No. 12/952,920, filed Nov. 23, 2010, entitled TWO-WIRE DIMMER SWITCH FOR LOW-POWER LOADS, the entire disclosure of which is hereby incorporated by reference.
The screw-in base 26 of the compact fluorescent lamp 20 provides for only two electrical connections: a phase-control connection PC to the dimmer switch 30 for receiving the phase-control voltage VPC and a neutral connection NC to the neutral side N of the AC power source 15. The load regulation circuit 40 of the screw-in compact fluorescent lamp 20 is operable to adjust the intensity of the lamp tube 22 between the low-end intensity and the high-end intensity in response to the duty-cycle DCPC of the phase-control signal VPC (i.e., the conduction time of the bidirectional semiconductor switch 32 of the dimmer switch 30).
With forward phase-control dimming, the bidirectional semiconductor switch 32 is rendered conductive at some point within each AC line voltage half-cycle and remains conductive until approximately the next voltage zero-crossing, such that the bidirectional semiconductor switch is conductive for the conduction time each half-cycle. A zero-crossing is defined as the time at which the AC line voltage transitions from positive to negative polarity, or from negative to positive polarity, at the beginning of each half-cycle. Forward phase-control dimming is often used to control energy delivered to a resistive or inductive load, which may include, for example, an incandescent lamp or a magnetic low-voltage transformer. The bidirectional semiconductor switch of a forward phase-control dimmer switch is typically implemented as a thyristor, such as a triac or two silicon-controlled rectifiers (SCRs) coupled in anti-parallel connection, since a thyristor becomes non-conductive when the magnitude of the current conducted through the thyristor decreases to approximately zero amps. Thyristors are typically characterized by a rated latching current and a rated holding current, and comprise two main terminals and a control terminal. The current conducted through the main terminals of the thyristor must exceed the latching current for the thyristor to become fully conductive. In addition, the magnitude of the load current LOAD conducted through the main terminals of the thyristor must remain above the holding current for the thyristor to remain in full conduction.
The control circuits of many forward phase-control dimmers comprise analog control circuits (such as timing circuits) for controlling when the thyristor is rendered conductive each half-cycle of the AC power source. The analog control circuit typically comprises a potentiometer, which may be adjusted in response to a user input provided from, for example, a linear slider control or a rotary knob in order to control the amount of power delivered to the lighting load. The analog control circuit is typically coupled in parallel with the thyristor and conducts a small timing current through the lighting load when the thyristor is non-conductive.
With reverse phase-control dimming, the bidirectional semiconductor switch 32 is rendered conductive at the zero-crossing of the AC line voltage and rendered non-conductive at some point within each half-cycle of the AC line voltage, such that the bidirectional semiconductor switch is conductive for a conduction time each half-cycle. The bidirectional semiconductor switch of reverse phase-control dimmers typically comprises two field-effect transistors (FETs) in anti-serial connection, or the like. Accordingly, prior art reverse phase-control dimmer switches have required advanced control circuits (such as microprocessors) for controlling the operation of the FETs, and power supplies for powering the microprocessors. In order to properly charge, the power supply of such a two-wire dimmer switch must develop an amount of voltage across the power supply and must conduct a charging current from the AC power source through the electrical load, in many instances even when the lighting load is off.
The load regulation circuit 40 further comprises a phase-to-DC converter circuit 60 for receiving the rectified voltage VRECT and generating a DC voltage VDC that has a magnitude that is representative of the duty-cycle DCPC of the phase-control signal VPC, and a lamp current sense circuit 62 that generates a lamp current control signal VILAMP representative of a magnitude of a lamp current ILAMP conducted through the lamp tube 22. A control circuit 64 is coupled to the inverter circuit 56 for adjusting an operating frequency fOP of the square wave voltage VSQ and thus the magnitude of the lamp current ILAMP in response to the duty-cycle DCPC of the phase-control signal VPC and the magnitude of the lamp current ILAMP. The load regulation circuit 40 also comprises a power supply 66 that receives the bus voltage VBUS and generates a DC voltage VCC for powering the control circuit 64.
Since the dimmer switch 30 is a two-wire dimmer switch, the compact fluorescent lamp 20 receives both power for energizing the lamp tube 22 and information for determining the target intensity of the lamp tube from the phase-control signal VPC. The phase-to-DC circuit 60 typically comprises a filter circuit for preventing voltage fluctuations in the AC mains line voltage VAC of the AC power source 15 or noise on the AC mains line voltage VAC from altering the magnitude of the DC voltage VDC generated by the phase-to-DC converter circuit 60. Therefore, there is typically a delay time period between a change in the duty-cycle DCPC of the phase-control signal VPC and a resulting change in the magnitude of the DC voltage VDC generated by the phase-to-DC converter circuit 60. If the intensity adjustment actuator of the dimmer switch 30 is controlled such that the target intensity is quickly reduced from the high-end intensity to the low-end intensity, the magnitude of the phase-control signal VPC (and thus the amount of power available to the load regulation circuit 40) will quickly decrease while the control circuit 64 is still controlling the intensity of the lamp tube 22 to the high-end intensity (due to the delay time period). Accordingly, the bus capacitor CBUS will quickly discharge, such that the control circuit 64 becomes unpowered and the lamp tube 22 is extinguished, which, of course, is undesirable.
Accordingly, there is a need for a dimmable screw-in compact fluorescent lamp having an integral electronic ballast circuit that avoids the disadvantages of the prior art circuits.
According to an embodiment of the present invention, a load control circuit controls a target intensity level of a lighting load in response to a duty cycle of a phase-control voltage by adjusting the target intensity level of the lighting load using a slow time constant in response to changes in the duty cycle of the phase-control voltage that are below a threshold amount, and adjusts the target intensity level of the lighting load using a fast time constant less than the first time constant in response to intentional changes in the duty cycle of the phase-control voltage. The load control circuit comprises a bus-voltage-generating circuit receiving the phase-control voltage and producing a DC bus voltage, a load regulation circuit receiving said DC bus voltage and adapted to be coupled to the lighting load for adjusting the intensity of the lighting load, and a control circuit operable to determine a target intensity level of the lighting load in response to the duty cycle of the phase-control voltage. The control circuit controls the load regulation circuit to adjust the intensity level of the lighting load in response to the duty cycle of the phase-control voltage and an actual-intensity signal related to the actual intensity level of the lighting load.
In addition, a phase-control-to-DC converter circuit for a load control device for controlling the amount of power delivered to an electrical load is also described herein. The phase-control-to-DC converter circuit receives a phase-control voltage characterized by a duty cycle for determining a target amount of power to be delivered to the electrical load and generates a DC voltage representative of the duty cycle of the phase-control voltage. The phase-control-to-DC converter circuit comprises a first filter circuit for generating a first filtered voltage in response to the duty cycle of the phase-control voltage, and a second filter circuit for receiving a first filtered voltage and generating a second filtered voltage (i.e., DC voltage representative of the duty cycle of the phase-control voltage) in response to the first filtered voltage. The first filter circuit is characterized by a first time constant, while the second filter circuit is characterized by a second time constant having a nominal value that is slower than a value of the first time constant of the first filter circuit. When the difference between the magnitudes of the first and second filtered voltages exceeds a predetermined threshold, the second time constant has a fast value that is faster than the nominal value, such that the magnitude of the second filtered voltage quickly changes to be equal to the magnitude of the first filtered voltage.
According to another embodiment of the present invention, a control circuit for a load control circuit for a lighting load receives a phase-control voltage that is characterized by a duty cycle for determining a target intensity level of the lighting load, and operates to adjust said target intensity level of said lighting load using a slow time constant in response to changes in said duty cycle of said phase-control voltage that are below a threshold amount, and adjust said target intensity level of said lighting load using a fast time constant less than the first time constant in response to intentional changes in said duty cycle of said phase-control voltage. The control circuit comprises a phase-control-voltage converter circuit for converting the phase-control voltage into a target signal that is used to determine the target intensity level of the lighting load, and an error amplifier circuit for comparing the target signal and an actual-intensity signal related to the actual intensity level of the lighting load and generating a drive control signal for controlling said lighting load to said target intensity level.
According to yet another embodiment of the present invention, a lighting control system receiving power from an AC power source comprises a dimmable high-efficiency lighting load comprises a light source and a load regulation circuit for illuminating the light source, and a two-wire dimmer switch adapted to be coupled in series electrical connection between the AC power source and the dimmable compact fluorescent lamp for generating a phase-control voltage characterized by a duty cycle. The load regulation circuit receives the phase-control voltage and illuminates the light source in response to the phase-control voltage. The load regulation circuit comprises a control circuit operable to determine a target intensity level of said lamp in response to the duty cycle of the phase-control voltage. The control circuit converts the phase-control voltage into a DC target intensity signal, and controls the load regulation circuit in response to the DC target intensity signal to adjust the intensity of the light source to target intensity level. The control circuit adjusts said target intensity level of said lamp using a slow time constant in response to changes in said duty cycle of said phase-control voltage that are below a threshold amount, and adjusts said target intensity level of said lamp using a fast time constant less than the first time constant in response to intentional changes in said duty cycle of said phase-control voltage.
Further, a method of converting a duty cycle of a phase-control voltage to a DC voltage in a load control device for controlling the amount of power delivered to an electrical load, where the duty cycle of the phase-control voltage is used to determine a target amount of power to be delivered to the electrical load, is also described herein. The method comprises the steps of: (1) generating a first filtered signal in response to the duty cycle of the phase-control voltage using a first time constant; (2) generating a second filtered signal in response to the first filtered signal using a second nominal time constant that is slower than the first time constant when the difference between the magnitudes of the first and second filtered signals is below a predetermined threshold; and (3) generating the second filtered signal in response to the first filtered voltage using a third fast time constant that is faster than the nominal time constant when the difference between the magnitudes of the first and second filtered signals exceeds a predetermined threshold, such that the magnitude of the second filtered signal quickly changes to be equal to the magnitude of the first filtered signal.
According to another embodiment of the present invention, a method of controlling a compact fluorescent lamp comprises: (1) receiving a phase-control voltage characterized by a duty cycle set by a dimmer switch that operates according to either a forward phase-control method or reverse phase-control method; (2) determine a target intensity level of said lamp in response to the duty cycle of the phase-control voltage; (3) providing a sinusoidal output voltage to said lamp for illuminating said lamp to said target intensity level; (4) adjusting said target intensity level of said lamp using a slow time constant in response to changes in said duty cycle of said phase-control voltage that are below a threshold amount; and (5) adjusting said target intensity level of said lamp using a fast time constant less than the first time constant in response to intentional changes in said duty cycle of said phase-control voltage.
Other features and advantages of the present invention will become apparent from the following description of the invention that refers to the accompanying drawings.
The invention will now be described in greater detail in the following detailed description with reference to the drawings in which:
The foregoing summary, as well as the following detailed description of the preferred embodiments, is better understood when read in conjunction with the appended drawings. For the purposes of illustrating the invention, there is shown in the drawings an embodiment that is presently preferred, in which like numerals represent similar parts throughout the several views of the drawings, it being understood, however, that the invention is not limited to the specific methods and instrumentalities disclosed.
The screw-in compact fluorescent lamp 120 has a screw-in base 126 adapted to be coupled to a standard Edison socket, such that the lamp is adapted to be coupled to a two-wire dimmer switch (such as the dimmer switch 30) via the phase-control connection PC of the screw-in base 126 and to the neutral side N of an AC power source via the neutral connection NC (as in the prior art lighting control system 100 shown in
The screw-in compact fluorescent lamp 120 comprises a filter network 200 coupled to the phase-control connection PC and the neutral connection NC of the connector 126 for receiving the phase-control voltage VPC from the dimmer switch 30. The filter network 200 comprises an inductor L201 (e.g., having an inductance of approximately 680 μH) and two capacitors C202, C203 (e.g., having capacitances of approximately 33 nF). The filter network 200 operates to prevent noise generated by the load regulation circuit 130 from being conducted on the AC mains wiring. The filter network 200 couples the phase-control voltage VPC to a voltage doubler circuit 205 (i.e., a bus-voltage-generating circuit), which generates a direct-current (DC) bus voltage VBUS across two series connected bus capacitors CB1, CB2. The first bus capacitor CB1 conducts the load current ILOAD through a diode D206 (and the dimmer switch 30) to charge during the positive half-cycles, while the second bus capacitor CB2 conducts the load current ILOAD through a diode D208 to charge during the negative half-cycles. Accordingly, the peak magnitude of the bus voltage VBUS is approximately twice the peak voltage of the AC mains line voltage VAC. A half-bus voltage VHB is generated across the first bus capacitor CB1 and has a magnitude equal to approximately half of the bus voltage VBUS.
The load regulation circuit 130 (i.e., the electronic ballast circuit) includes a half-bridge inverter circuit 210 for converting the DC bus voltage VBUS to a high-frequency square-wave voltage VSQ having an operating frequency fOP. The load regulation circuit 130 further comprises an output filter circuit, e.g., a resonant tank circuit 220, for filtering the square-wave voltage VSQ to produce a substantially sinusoidal high-frequency AC voltage, which is coupled to the electrodes of the lamp tube 122. A control circuit 230 is coupled to the inverter circuit 210 for providing a drive control signal VDR to the inverter circuit 210 for adjusting the operating frequency fOP of the square wave voltage VSQ and thus the magnitude of a lamp current LAMP conducted through the lamp tube 122 in order to turn the lamp tube on and off and adjust the intensity of the lamp tube. Alternatively, the screw-in compact fluorescent lamp 120 could comprise a different high-efficiency lighting load, such as, a dimmable screw-in LED light source having an LED light engine, and the load regulation circuit 130 could comprise an LED driver. An example of the LED driver 102 is described in greater detail in commonly-assigned, co-pending U.S. patent application Ser. No. 12/813,908, filed Jun. 11, 2009, and U.S. patent application Ser. No. 13/416,741, filed Mar. 9, 2012, both entitled LOAD CONTROL DEVICE FOR A LIGHT-EMITTING DIODE LIGHT SOURCE, the entire disclosures of which are hereby incorporated by reference.
The screw-in compact fluorescent lamp 120 further comprises two power supplies: an inverter power supply 240 and a control power supply 250. The inverter power supply 240 receives the half-bus voltage VHB across the first bus capacitor CB1 and generates a direct-current (DC) inverter supply voltage VINV (e.g., approximately 15 volts) for powering the control circuitry of the inverter circuit 210. The control power supply 250 draws current from the resonant tank circuit 220 and generates a DC control supply voltage VCC (e.g., approximately 12 volts) for powering the control circuit 230 while the inverter circuit 210 is generating the high-frequency square-wave voltage VSQ. When the screw-in compact fluorescent lamp 120 is first powered up, the inverter power supply 240 is operable to generate the inverter supply voltage VINV before the control power supply 250 begins to produce the control supply voltage VCC. After the inverter power supply 240 is generating the inverter supply voltage VINV, the inverter circuit 210 is able to begin generating the high-frequency square-wave voltage VSQ, such that the control power supply 250 is able to draw current from the resonant tank circuit 220. Accordingly, the control power supply 250 then produces the control supply voltage VCC to power the control circuit 230.
The screw-in compact fluorescent lamp 120 further comprises an over-voltage protection (OVP) circuit 260, which provides an OVP control signal Vow to the inverter circuit 210 for protecting the lamp tube 122 and the load regulation circuit 130 during over-voltage conditions. A lamp current sense circuit 270 is coupled in series with the lamp tube 122 to conduct the lamp current ILAMP and to generate a lamp current control signal VILAMP representative of a magnitude of the lamp current ILAMP. The screw-in compact fluorescent lamp 120 further comprises a rectifier circuit 280 (e.g., a full-wave rectifier diode bridge as shown in
The rectified voltage VRECT is received by an artificial load circuit 290 for conducting an artificial load current IART through the dimmer switch 30 in addition to the load current LOAD conducted by the bus capacitors CB1, CB2 when the bus capacitors are charging. If the dimmer switch 30 includes a triac for generating the phase-control voltage VPC, the artificial load circuit 290 is able to conduct enough current to ensure that the magnitude of the total current conducted through the triac of the dimmer switch exceeds the rated latching and holding currents of the triac. In addition, the artificial load circuit 290 may conduct a timing current if the dimmer switch 30 comprises a timing circuit and may conduct a charging current if the dimmer switch comprises a power supply, such that these currents need not be conducted through the load regulation circuit 130 and do not affect the intensity of the lamp tube 122.
The artificial load circuit 290 comprises a current-passing switch, e.g., a FET Q282, coupled in series with a resistor R284 (e.g., having a resistance of approximately 12.4Ω), where the series combination of the drain-source junction of the FET Q282 and the resistor R284 is coupled across the DC terminals of the rectifier circuit 280. The gate of the FET Q282 is coupled to the drain of the FET Q282 through a resistor R285 (e.g., having a resistance of approximately 1 MΩ), such that the FET Q282 is rendered conductive and conducts the artificial load current IART when the magnitude of the rectified voltage VRECT increases from approximately zero volts to exceed a turn-on threshold (e.g., approximately 4 volts). Accordingly, the FET Q282 is rendered conductive, such that the artificial load circuit 290 conducts the artificial load current IART through the dimmer switch 30 after the triac is rendered conductive (if the dimmer switch is using the forward phase-control dimming technique), or shortly after the beginning of each half-cycle (if the dimmer switch is using the reverse phase-control dimming technique). The artificial load circuit 290 further comprises an NPN bipolar junction transistor Q286 having a base-emitter junction coupled across the resistor R284 and a collector coupled to the gate of the FET Q282. The transistor Q286 controls the FET Q282 in the linear region to provide over-current protection of the FET Q282 when the voltage across the resistor R284 exceeds the rated base-emitter voltage of the transistor Q286 (e.g., approximately 0.7 volt).
The artificial load circuit 290 also comprises an NPN bipolar junction transistor Q288 having a collector coupled to the gate of the FET Q282, and a zener diode Z292, having, for example, break-over voltage VBR of approximately 13.2 volts. Three resistors R294, R295, R296 are coupled in series between the DC terminals of the rectifier circuit 180 and have, for example, resistances of approximately 22 kΩ, 470 kΩ, and 150 kΩ, respectively. The zener diode Z292 is coupled between the base of the transistor Q288 and the junction of the resistors R295, R296. A capacitor C298 is coupled across the resistor R296 and has, for example, a capacitance of approximately 1000 pF. When the magnitude of the rectified voltage VRECT exceeds a turn-off threshold (e.g., approximately 60 volts), the zener diode Z292 conducts current into the base of the transistor Q288. Accordingly, the transistor Q288 is rendered conductive and the FET Q282 is rendered non-conductive, such that the artificial load circuit 290 stops conducting the artificial load current IART. If the dimmer switch 30 is using the forward phase-control dimming technique, the capacitor C298 provides some delay, such that the artificial load circuit 290 conducts the artificial load current IART for a period of time after the triac is rendered conductive.
The artificial load circuit 290 also provides a phase-control input control signal VPC-IN to the control circuit 230. Specifically, the artificial load circuit 290 comprises a PNP bipolar junction transistor Q299 having a collector coupled to the control circuit 230 for providing the phase-control input control signal VPC-IN. The emitter-base junction of the transistor Q299 is coupled across the resistor R294, such that the transistor Q299 is rendered conductive shortly after the triac is rendered conductive (with forward phase-control dimming) or shortly after the beginning of each half-cycle (with reverse phase-control dimming). The control circuit 230 uses the phase-control input control signal VPC-IN to determine the duty-cycle DCPC of the phase-control voltage VPC (i.e., the conduction time TCON of the bidirectional semiconductor switch 32 of the dimmer switch 30). The control circuit 230 determines the present magnitude of the lamp current ILAMP from the lamp current control signal VILAMP received from the lamp current sense circuit 270. The control circuit 230 then adjusts the operating frequency fOP of the square wave voltage VSQ to control the magnitude of the lamp current ILAMP to a desired level that is dependent upon the duty-cycle DCPC of the phase-control voltage VPC to thus control the intensity of the lamp tube 122 to the target intensity LTRGT.
The resonant tank circuit 220 comprises a resonant inductor L222 adapted to be coupled in series between the inverter circuit 210 and the lamp tube 122, and a resonant capacitor C224 adapted to be coupled in parallel with the lamp tube. For example, the inductor L222 may have an inductance of approximately 1.4 mH, while the resonant capacitor C224 may have a capacitance of approximately 1.2 nF, such that resonant tank circuit is characterized by a resonant frequency of approximately 110 kHz. The resonant tank circuit 220 further comprises a DC-blocking capacitor C226 that has a capacitance of, for example, approximately 2.7 nF and operates to minimize the DC component of the lamp current ILAMP conducted through the lamp tube 122.
When the lamp tube 122 is not illuminated and the control circuit 230 receives a command to turn the lamp tube on (from the phase-control voltage VPC), the control circuit first preheats filaments 228A, 228B of the lamp tube 122 and then attempts to strike the lamp tube. The load regulation circuit 130 may comprise, for example, two filament windings 229A, 229B that are magnetically coupled to the resonant inductor L222 and electrically coupled to the respective filaments 228A, 228B for generating filament voltages for heating the filaments of the lamp tube 122 prior to striking the lamp. To preheat the filaments 228A, 228B, the inverter circuit 210 controls the operating frequency fOP of the square wave voltage VSQ to a preheat frequency fPH (e.g., approximately 150 kHz) for a preheat time period TPH (e.g., approximately 700 msec). An example of a ballast having a circuit for heating the filaments of a fluorescent lamp is described in greater detail in U.S. Pat. No. 7,586,268, issued Sep. 8, 2009, titled APPARATUS AND METHOD FOR CONTROLLING THE FILAMENT VOLTAGE IN AN ELECTRONIC DIMMING BALLAST, the entire disclosure of which is hereby incorporated by reference.
The inverter power supply 240 receives the half-bus voltage VHB developed across the first bus capacitor CB1 and generates the inverter supply voltage VINV across a storage capacitor C242 (e.g., having a capacitance of approximately 1 μF). The inverter power supply 240 comprises a simple zener-regulated power supply having a zener diode Z243, which is coupled across the storage capacitor C242 and may have, for example, a break-over voltage of approximately 13.2 volts. When the screw-in compact fluorescent lamp 120 is first powered up, the storage capacitor C242 is able to charge by conducting a small trickle current from the AC power source 15 through a resistor R244 (e.g., having a resistance of approximately 392 kΩ) until the inverter supply voltage VINV is developed across the storage capacitor C242. After the magnitude of the inverter supply voltage VINV exceeds the rated operating voltage of the inverter control IC U300 of the inverter control circuit 216, the inverter control IC begins to control the FETs Q212, Q214 to be conductive and non-conductive to generate the square wave voltage VSQ.
The inverter power supply 240 further comprises a snubber capacitor C245 that has, for example, a capacitance of approximately 470 pF and provides a path for charging the storage capacitor C242 after the inverter control circuit 216 begins generating the square wave voltage VSQ. The snubber capacitor C245 is coupled between junction of the two FETs Q212, Q214 and the storage capacitor C242 through a diode D246 and a resistor R246 (e.g., having a resistance of approximately 5.6Ω). The storage capacitor C242 is able to charge when the first FET Q212 is conductive (i.e., when the square-wave voltage VSQ is being pulled high towards the bus voltage VBUS). When the second FET Q214 is conductive and the square-wave voltage VSQ is being pulled low towards circuit common, the snubber capacitor C245 is able to discharge through the second FET Q214 and a diode D248. Accordingly, after the inverter control circuit 216 begins generating the square wave voltage VSQ, the inverter power supply 240 is operable to generate the inverter supply voltage VINV by conducting current through the snubber capacitor C245 rather than conducting current through the resistor R244, which would needlessly dissipate an excessive amount of power.
The control power supply 250 comprises a linear regulator, for example, an adjustable linear regulator U252, such as part number LM317L, manufactured by Fairchild Semiconductor Incorporated. The control power supply 250 comprises a winding 254 magnetically coupled to the resonant inductor L222 of the resonant tank circuit 220 for generating an electromagnetically-coupled voltage, such that the linear regulator U252 is able to draw current from the resonant tank circuit through a diode D255 when the inverter control circuit 216 is generating the square-wave voltage VSQ. A capacitor C256 is coupled across the input of the linear regulator U252 and has, for example, a capacitance of approximately 0.1 g. A first resistor R258 is coupled between the output of the adjustable linear regulator U252 and the adjustment pin of the linear regulator, while a second resistor R259 is coupled between the adjustment pin and circuit common. For example, the first and second resistors R258, R259 may have resistances of approximately 475Ω and 5.23 kΩ, respectively, such that the control supply voltage VCC at the output of the linear regulator U252 has a nominal magnitude of approximately 15 volts.
During the preheat time period TPH, a voltage VRPH generated across the preheat-frequency-set resistor RPH (i.e., at pin 7) is maintained constant, while a voltage VCPH generated across the preheat-time-set capacitor CPH (i.e., at pin 5) increases in magnitude with respect to time from approximately zero volts. When the voltage VCPH across the preheat-time-set capacitor CPH exceeds a preheat voltage threshold VPH at the end of the preheat time period TPH, the inverter control IC U300 then controls the operating frequency fOP to attempt to strike the lamp tube 122. The voltage VRPH across the preheat-frequency-set resistor RPH and the voltage VCPH across the preheat-time-set capacitor CPH are also provided to the control circuit 230, such that the control circuit is operable to properly control the inverter control IC U300 during the preheat time period TPH as will be described in greater detail below.
The inverter control circuit 216 comprises an operating-frequency-set resistor RT coupled to an frequency-set-resistor input (pin 8) of the inverter control IC U300 and an operating-frequency-set capacitor CT coupled to a frequency-set-capacitor input (pin 6) for setting the operating frequency fOP of the square-wave voltage VSQ when the lamp tube 122 is illuminated (i.e., after the lamp tube has been struck). For example, the operating-frequency-set resistor RT may have a resistance of approximately 30 kΩ and the operating-frequency-set capacitor CT may have a capacitance of approximately 330 pF, such that a default operating frequency of the square-wave voltage VSQ is approximately 110 kHz.
The inverter control circuit 216 further comprises an NPN bipolar junction transistor Q310 having a collector-emitter junction coupled between the frequency-set-resistor input of the inverter control IC U300 and circuit common through a resistor R312 (e.g., having a resistance of approximately 10 kΩ). The base of the transistor Q310 is coupled to receive the drive control signal VDR from the control circuit 230. The drive control signal VDR has a DC magnitude that is representative of a target operating frequency fTRGT to which the operating frequency fOP should be controlled to control the intensity of the lamp tube 122 to the target intensity LTRGT. The transistor Q310 is controlled to operate in the linear region, such that the transistor Q310 provides a controllable impedance between the frequency-set-resistor input of the inverter control IC U300 and circuit common in response to the DC magnitude of the drive control signal VDR. Accordingly, the control circuit 230 is operable to adjust the operating frequency fOP of the square-wave voltage VSQ by controlling the impedance provided by the transistor Q310 and thus the current conducted through the frequency-set-resistor input of the inverter control IC U300.
The inverter control circuit 216 receives the OVP control signal VOVP from the OVP circuit 260. Specifically, the OVP control signal VOVP is coupled to an open lamp protection (OLP) input (pin 10) of the inverter control IC U300 through a resistor R320 (e.g., having a resistance of approximately 10 kΩ), and is coupled to circuit common through a capacitor C322 (e.g., having a capacitance of approximately 0.1 μF). The OVP circuit 260 comprises a voltage divider having resistors R261, R262 for scaling the magnitude of the lamp voltage VLAMP down to a magnitude that is appropriate to be received by the inverter control IC U300. For example, the resistors R261, R262 may have resistances of approximately 1 MΩ and 25.5 kΩ, respectively. The junction of the resistors R261, R262 is coupled to a capacitor C264 (e.g., having a capacitance of approximately 0.1 μF) through a diode D265. The junction of the capacitor C264 and the diode D265 is coupled to the inverter control circuit 216 through a zener diode Z266 for generating the OVP control signal VOVP, which is coupled to circuit common through a resistor R268 (e.g., having a resistance of approximately 100 kΩ). For example, the zener diode Z266 may have a break-over voltage of approximately 13.2 volts.
During normal operation, the voltage at the OLP input of the inverter control IC U300 remains low (i.e., at approximately circuit common). However, in the event of an overvoltage condition across the lamp tube 122, the zener diode Z266 begins to conduct, such that the voltage at the OLP input of the inverter control IC U300 increases in magnitude. When the magnitude of the voltage at the OLP input exceeds an OLP threshold voltage of the inverter control IC U300 (e.g., approximately 2 volts), the inverter control IC disables the outputs (i.e., pins 13 and 16) such that the FETs Q212, Q214 are rendered non-conductive and the lamp tube 122 is not illuminated until the control circuit 230 controls the inverter circuit 210 to attempt to restrike the lamp tube once again.
The phase-to-DC converter circuit 400 comprises a voltage divider having two resistors R401, R402 for scaling down the phase-control input control signal VPC-IN. For example, the resistors R401, R402 may have resistances of approximately 1 MΩ and 47 kΩ, respectively. Next, the phase-to-DC converter circuit 400 generates a switched voltage VS that has a duty-cycle approximately equal to the duty cycle DCPC of the phase-control input control signal VPC-TN. Specifically, the junction of the resistors R401, R402 is coupled to the base of a first NPN bipolar junction transistor Q404 that has a collector-emitter junction coupled between the control supply voltage VCC and circuit common through a resistor R405 (e.g., having a resistance of approximately 220 kΩ). The junction of the collector of the transistor Q404 and the resistor R405 is coupled to the base of a second NPN bipolar junction transistor Q406 that has a collector-emitter junction coupled between the control supply voltage VCC and circuit common through two resistors R408, R409 (e.g., having resistances of approximately 40 kΩ and 1 kΩ, respectively). Accordingly, the switched voltage VS is generated at the collector of the second transistor Q406.
When the magnitude of the phase-control input control signal VPC-IN is approximately zero volts (i.e., when the bidirectional semiconductor switch 32 of the dimmer switch 30 is non-conductive), the first transistor Q404 is rendered non-conductive, such that the second transistor Q406 is rendered conductive and the switched voltage VS is pulled low towards circuit common. When the magnitude of the phase-control input control signal VPC-IN is greater than a phase-control threshold, e.g., approximately 15 volts (i.e., when the bidirectional semiconductor switch 32 of the dimmer switch 30 is conductive), the first transistor Q404 is rendered conductive, such that the second transistor Q406 is rendered non-conductive and the switched voltage VS is pulled high towards control supply voltage VCC through the resistors R408, R409.
A ramp voltage VR is generated across a capacitor C410 (e.g., having a capacitance of approximately 0.22 μF) in response to the square-wave voltage VS. When the second transistor Q406 is non-conductive, the capacitor C410 is able to charge towards the control supply voltage VCC through the resistor R408, such that the magnitude of the ramp voltage VR increases with respect to time while the switched voltage VS is high. When the second transistor Q406 is conductive, the capacitor C410 is able to discharge through the resistor R409, such that the magnitude of the ramp voltage VR decreases at a second rate that is much faster than the first rate at which the ramp voltage increases in magnitude. Accordingly, the ramp voltage VR is generated across the capacitor C410 and has a duty cycle equal to approximately the duty cycle of the phase-control input control signal VPC-IN. Next, the ramp voltage VR is filtered by a first filter circuit, e.g., a resistor-capacitor (RC) circuit (including a resistor R411 and a capacitor C412), to generate a filtered voltage VF. For example, the resistor R411 has a resistance of approximately 220 kΩ and the capacitor C412 has a capacitance of approximately 0.22 μF, such that the first RC circuit has a time constant τRC1 of approximately 48.4 msec.
The filtered voltage VF from the first RC circuit is then filtered by a second RC circuit (having a resistor R413 and a capacitor C414) to generate the target voltage VTRGT. Two diodes D416, D418 are coupled in anti-parallel connection across the resistor R413. For example, the resistor R413 has a resistance of approximately 2.2 MΩ and the capacitor C414 has a capacitance of approximately 0.22 μF, such that a time constant τRC2 of the second RC circuit has a nominal value of approximately 484 msec (i.e., approximately 10 times slower than the first RC circuit). The magnitude of the target voltage VTRGT is a function of the square of the conduction time TCON of the bidirectional semiconductor switch 32 of the dimmer switch 30, i.e., VTRGT=ƒ(TCON2). Accordingly, the control circuit 230 is operable to adjust the intensity of the lamp tube 122 in response to the duty-cycle DCPC of the phase-control voltage VPC according to a “square-law” dimming curve. As a result, the control circuit 230 provides finer tuning of the intensity of the lamp tube 122 near the low-end intensity LLE, such that larger variations in the conduction time TCON of the bidirectional semiconductor switch 32 result in smaller changes in the intensity of the lamp tube 122 near the low-end intensity LLE.
Voltage fluctuations in the AC mains line voltage VAC of the AC power source 15 or noise on the AC mains line voltage VAC can cause the duty-cycle DCPC of the phase-control signal VPC and the magnitude of the filtered voltage VF to vary slightly. Therefore, the slow nominal value τRC2-NOM of the time constant τRC2 of the second RC circuit provides enough filtering such that the target voltage VTRGT is not responsive to changes in the filtered voltage VF that are less than a predetermined threshold, e.g., approximately the forward voltage of the diodes D416, D418, i.e., a diode drop (e.g., approximately 0.7 volts).
However, changes in the target intensity LTRGT at the dimmer switch 30 that result in the dimmer switch changing the duty cycle DCPC of the phase-control signal VPC cause the magnitude of the filtered voltage VF to change by greater amounts and at faster rates than the voltage fluctuations and noise of the AC mains line voltage VAC. Therefore, when the magnitude of the filtered voltage VF changes by more than the forward voltage of the diodes D416, D418, one of the diodes D416, D418 will begin to conduct such that the magnitude of the target voltage VTRGT across the capacitor C414 changes quickly in response to changes in the target intensity LTRGT. Specifically, the first diode D416 is operable to conduct current into the capacitor C414 when the target intensity LTRGT increases, such that the time constant τRC2 has a fast value τRC2-FAST that is less than the nominal value τRC2-NOM. In addition, the capacitor C414 is operable to discharge through the diode D418 with the fast value τRC2-FAST when the target intensity LTRGT decreases. Accordingly, the two-speed phase-to-DC converter circuit 400 is able to filter out changes in the duty cycle DCPC of the phase-control voltage VPC due to voltage fluctuations and noise of the AC mains line voltage VAC while still providing a fast response as a result of changes in the target intensity LTRGT.
Each of the diodes D416, D418 stops conducting when the difference between the magnitudes of the target voltage VTRGT and the filtered voltage VF falls below approximately the forward voltage of the respective diode. After the diodes D416, D418 stop conducting, the magnitude of the target intensity LTRGT will slowly change to be equal to the magnitude of the filtered voltage VF (according to the nominal time constant τRC2-NOM) until the magnitudes of the voltages are equal. This results in a slow fading of the intensity of the lamp tube 122 at the end of a change in the target intensity LTRG, which provides a pleasant, soft effect on a human eye that is observing the change in the intensity of the lamp tube.
The non-inverting amplifier circuit 420 comprises an operational amplifier (“op amp”) U421, such as, for example, part number LM2902PWR, manufactured by National Semiconductor Corporation. The target voltage VTRGT is coupled to the non-inverting input of the op amp U421, while an offset voltage VOFF is coupled to the inverting input of the op amp through a resistor R422 (e.g., having a resistance of approximately 160 kΩ). The offset voltage VOFF is generated by a voltage divider that is coupled between the control supply voltage VCC and circuit common, and includes two resistors R424, R425. For example, the resistors R424, R425 may have resistances of approximately 33 kΩ and 5 kΩ, respectively, such that the offset voltage VOFF has a magnitude of approximately 2 volts. The output of the op amp U421 is coupled the inverting input via the parallel combination of a resistor R426 (e.g., having a resistance of approximately 150 kΩ) and a capacitor C428 (e.g., having a capacitance of approximately 0.22 g). The magnitude of the amplified target voltage VA-TRGT ranges from approximately 0.5 to 6.5 volts as the magnitude of the target voltage VTRGT ranges from approximately 1 to 4 volts.
The non-linear amplifier circuit 440 receives the lamp current control signal VILAMP from the lamp current sense circuit 270, which is shown in
Referring back to
When the magnitude of the lamp current ILAMP is less than a current threshold (e.g., approximately 100 mA), the magnitude of the amplified lamp current signal VA-ILAMP is less than approximately the rated emitter-base voltage of the transistor Q445. At this time, only the resistor R444 is coupled between the inverting input and the output of the op amp U441, such that the non-linear amplifier circuit 440 is characterized by a first gain α1 (e.g., approximately −68). However, when the magnitude of the lamp current ILAMP is greater than the current threshold, the transistor Q445 is rendered conductive, such that the resistor R446 is coupled in parallel with the resistor R444 between the inverting input and the output of the op amp U441. Accordingly, above the current threshold, the non-linear amplifier circuit 440 is characterized by a second gain α2 that has a smaller magnitude than the first gain α1 (e.g., approximately −25).
The error amplifier circuit 430 comprises an op amp U431 having a non-inverting input coupled to receive the amplified lamp current signal VA-ILAMP and an inverting input coupled to receive the amplified target voltage VA-TRGT through a resistor R432 (e.g., having a resistance of approximately 30 kΩ). The error amplifier circuit 430 further comprises two capacitors C434, C435 (e.g., each having a capacitance of approximately 4.7 nF) and a resistor R436 (e.g., having a resistance of approximately 47 kΩ). The capacitor C434 is coupled between the inverting input and the output of the op amp U431, while the series combination of the capacitor C435 and the resistor R436 is also coupled between the inverting input and the output of the op amp U431. The output of the op amp U431 is coupled to circuit common through a resister divider having two resistors R438, R439 (e.g., having resistances of 18.7 kΩ and 6.8 kΩ, respectively), where the drive control signal VDR is produced at the junction of the resistors R438, R439. The error amplifier circuit 430 operates to adjust the operating frequency fOP of the inverter circuit 210 so as to minimize the error (i.e., the difference) between the amplified lamp current signal VA-ILAMP and the amplified target voltage VA-TRGT. For example, the error amplifier circuit 430 may be characterized by a cutoff frequency of greater than or equal to approximately 10 kHz (i.e., the control circuit 230 has a bandwidth greater than or equal to approximately 10 kHz).
As previously mentioned, the lamp tube 122 of the screw-in compact fluorescent lamp 120 of the first embodiment of the present invention may be filled with the fill-gas mixture having a fill-gas pressure of approximately 2 Torr and a fill-gas ratio of approximately 85:15 argon to neon.
By combining the lamp tube 122 having the fill-gas mixture having a fill-gas ratio of approximately 85:15 argon to neon at a pressure of approximately 2 Torr and the error amplifier 430 having a cutoff frequency of approximately 10 kHz, the V-I curve 500 of the screw-in compact fluorescent lamp 120 of the first embodiment of the present invention is much “flatter” than the V-I curve 550 of the prior art screw-in compact fluorescent lamp 20 as shown in
Referring back to
The microprocessor U600 uses a digital low-pass filter (LPF) to process the values of the requested intensity level LPRES. If the phase-control input change value ΔPC is less than a phase-control input change threshold ΔTH at step 716, the microprocessor U600 adjusts the pole of the digital low-pass filter such that the passband frequency fP of the filter is a first predetermined frequency (e.g., approximately 0.5 Hz) at step 718. If the phase-control input change value ΔPC is not less than the phase-control input change thresholdΔTH at step 716, the microprocessor U600 adjusts the pole of the digital low-pass filter so that the passband frequency fP of the filter is a second predetermined frequency (e.g., approximately 5 Hz) at step 720. Accordingly, when the duty-cycle DCPC of the phase-control signal VPC is remaining relatively constant (i.e., when the phase-control input change value ΔPC is less than the phase-control input change threshold ΔTH), the requested intensity level LPRES is more heavily filtered, and the target intensity level LTRGT is adjusted with a slow time constant τDLPF-SLOW. When the duty cycle DCPC is changing rapidly, the requested intensity level LPRES is filtered less, and the target intensity level LTRGT is adjusted with a fast time constant τDLPF-FAST. For example, the phase-control input change threshold ΔTH may be equal to the target intensity level LTRGT divided by ten, such that the microprocessor U600 adjusts the target intensity level LTRGT using the fast time constant τDLPF-FAST when there is greater than or equal to a 10% change in the target intensity level LTRGT.
After adjusting the passband frequency fP of the digital low-pass filter at steps 718, 720, the microprocessor U600 processes the requested intensity level LPRES through the digital low-pass filter at step 722 to determine the target intensity level LTRGT to which the microprocessor will now control the intensity level of the lamp tube 122. The microprocessor U600 then samples the amplified lamp current signal VA-ILAMP at step 724, and determines an actual intensity level LACTUAL from the sampled values of the amplified lamp current signal VA-ILAMP at step 726. The microprocessor U600 then determines an error eL between the target intensity level LTRGT and the actual intensity level LACTUAL at step 728 and controls the drive control signal VDR in response to the error eL to adjust the lighting intensity of the lamp tube 122 towards the target intensity level LTRGT at step 730 before the control procedure 700 exits.
While the present invention has been described with reference to the screw-in compact fluorescent lamp 120, the concepts of the present invention could be used in lighting control systems having a ballast circuit that is separate from the controlled fluorescent lamps, for example, mounted to a junction box next to a lighting fixture in which the lamps are installed. In addition, the circuits and methods of determining the target intensity level LTRGT in response to the duty cycle DCPC of the phase-control signal VPC could be used in another type of load control device, such as, for example, a light-emitting diode (LED) driver for driving an LED light source (i.e., an LED light engine); a screw-in luminaire including a dimmer circuit and an incandescent or halogen lamp; a dimming circuit for controlling the intensity of an incandescent lamp, a halogen lamp, an electronic low-voltage lighting load, a magnetic low-voltage lighting load, or another type of lighting load; an electronic switch, controllable circuit breaker, or other switching device for turning electrical loads or appliances on and off; a plug-in load control device, controllable electrical receptacle, or controllable power strip for controlling one or more plug-in electrical loads; and a motor control unit for controlling a motor load, such as a ceiling fan or an exhaust fan.
Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only by the appended claims.
This application is a continuation of U.S. Ser. No. 15/783,604, filed Oct. 13, 2017by Donald F. Hausman, Jr. entitled METHOD AND APPARATUS FOR DETERMINING A TARGET LIGHT INTENSITY FROM A PHASE-CONTROL SIGNAL, now U.S. Pat. No. 10,070,507, issued Sep. 4, 2018, which is a continuation of prior U.S. Ser. No. 15/077,090, filed Mar. 22, 2016 by Donald F. Hausman, Jr. entitled METHOD AND APPARATUS FOR DETERMINING A TARGET LIGHT INTENSITY FROM A PHASE-CONTROL SIGNAL, now U.S. Pat. No. 9,795,019, issued Oct. 17, 2017, which is a continuation of U.S. Ser. No. 14/323,495, filed Jul. 3, 2014, by Donald F. Hausman, Jr. entitled METHOD AND APPARATUS FOR DETERMINING A TARGET LIGHT INTENSITY FROM A PHASE-CONTROL SIGNAL, now U.S. Pat. No. 9,326,356, issued Apr. 26, 2016, which is a divisional application of Ser. No. 13/464,358, filed May 4, 2012, by Donald F. Hausman, Jr. entitled METHOD AND APPARATUS FOR DETERMINING A TARGET LIGHT INTENSITY FROM A PHASE-CONTROL SIGNAL, now U.S. Pat. No. 8,803,432, issued Aug. 12, 2014, which is a non-provisional application of commonly-assigned U.S. Provisional Patent Application No. 61/484,481, filed May 10, 2011, entitled DIMMABLE SCREW-IN COMPACT FLUORESCENT LAMP HAVING INTEGRAL ELECTRONIC BALLAST CIRCUIT, the entire disclosure of which is hereby incorporated by reference.
| Number | Name | Date | Kind |
|---|---|---|---|
| 4797599 | Ference et al. | Jan 1989 | A |
| 5021716 | Lesea | Jun 1991 | A |
| 5245253 | Quazi | Sep 1993 | A |
| 5245523 | Juzswik | Sep 1993 | A |
| 5463280 | Johnson | Oct 1995 | A |
| 5530321 | Sears | Jun 1996 | A |
| 5872429 | Xia et al. | Feb 1999 | A |
| 5925990 | Crouse | Jul 1999 | A |
| 6111368 | Luchaco | Aug 2000 | A |
| 6359393 | Brown | Mar 2002 | B1 |
| 6452344 | MacAdam et al. | Sep 2002 | B1 |
| 6642669 | MacAdam et al. | Nov 2003 | B1 |
| 6982528 | Cottongim et al. | Jan 2006 | B2 |
| 7061191 | Chitta | Jun 2006 | B2 |
| 7321202 | Chitta | Jan 2008 | B2 |
| 7436131 | Cottongim et al. | Oct 2008 | B2 |
| 7675250 | Chitta et al. | Mar 2010 | B2 |
| 7830093 | Chitta | Nov 2010 | B2 |
| 7911156 | Cottongim et al. | Mar 2011 | B2 |
| 7940015 | Chitta et al. | May 2011 | B2 |
| 8008866 | Newman, Jr. et al. | Aug 2011 | B2 |
| 8049430 | Newman, Jr. et al. | Nov 2011 | B2 |
| 8324822 | Peng | Dec 2012 | B2 |
| 8358078 | Natarelli | Jan 2013 | B2 |
| 8436548 | Anissimov | May 2013 | B2 |
| 8803432 | Hausman, Jr. | Aug 2014 | B2 |
| 9795019 | Hausman, Jr. | Oct 2017 | B2 |
| 10070507 | Hausman, Jr. | Sep 2018 | B2 |
| 20020158591 | Ribarich et al. | Oct 2002 | A1 |
| 20040239263 | Vakil et al. | Dec 2004 | A1 |
| 20080258637 | Leung | Oct 2008 | A1 |
| 20080278080 | Yu | Nov 2008 | A1 |
| 20100213859 | Shteynberg et al. | Aug 2010 | A1 |
| 20110080110 | Nuhfer et al. | Apr 2011 | A1 |
| 20130293139 | Sadwick | Nov 2013 | A1 |
| Number | Date | Country | |
|---|---|---|---|
| 20180376573 A1 | Dec 2018 | US |
| Number | Date | Country | |
|---|---|---|---|
| 61484481 | May 2011 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 13464358 | May 2012 | US |
| Child | 14323495 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 15783604 | Oct 2017 | US |
| Child | 16119670 | US | |
| Parent | 15077090 | Mar 2016 | US |
| Child | 15783604 | US | |
| Parent | 14323495 | Jul 2014 | US |
| Child | 15077090 | US |
