Number | Name | Date | Kind |
---|---|---|---|
4893158 | Mihara et al. | Jan 1990 | A |
5627395 | Witek et al. | May 1997 | A |
5742075 | Burns et al. | Apr 1998 | A |
5748016 | Kurosawa | May 1998 | A |
5770881 | Pelella et al. | Jun 1998 | A |
5777491 | Hwang et al. | Jul 1998 | A |
5793228 | Evans | Aug 1998 | A |
5831451 | Bosshart | Nov 1998 | A |
5917355 | Klass | Jun 1999 | A |
5923071 | Saito | Jul 1999 | A |
5932914 | Horiguchi | Aug 1999 | A |
5982006 | Joyner | Nov 1999 | A |
5985728 | Jennings | Nov 1999 | A |
5994738 | Wollesen | Nov 1999 | A |
6002271 | Chu et al. | Dec 1999 | A |
6020222 | Wollesen | Feb 2000 | A |
6023089 | Kang | Feb 2000 | A |
6028337 | Letavic et al. | Feb 2000 | A |
6031261 | Kang | Feb 2000 | A |
6034399 | Brady et al. | Mar 2000 | A |
6094072 | Davies et al. | Aug 2000 | A |
6188247 | Storino et al. | Feb 2001 | B1 |
Number | Date | Country |
---|---|---|
6112483 | Apr 1994 | JP |
6204440 | Jul 1994 | JP |
6209109 | Jul 1994 | JP |
Entry |
---|
U.S. Patent application Ser. No. 09/239,289, by Storino et al., “Method and Apparatus for Elimination of Parasitic Bipolar Action in Logic Circuits for History Removal Under Stack Contention Including CMOS SOI Elements”, filed Jan. 29, 1999. |
U.S. Patent app. Ser. No. 09/240,991, by Tran et al., “Method and Apparatus for Elimination of Parasitic Bipolar Action in Logic Circuits Including Complementary Oxide Semiconductor (CMOS) Silicon on Insulator Elements”, filed Jan. 29, 1999. |
“Pre-Discharge Technique to Improve Noise Immunity on Silicon-on-Insulator (SOI) Domino Circuits”, Research Disclosure, Apr. 1998 No. 408, pp. 496-497, Disclosure by International Business Machines Corporation. |