Acosta et al, an Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors, IEEE Trans. on Coup. vol. C-35, No. 9, Sep. 1986. |
Kondoh et al, Parallel Processing of Finely Grained Tasks: Arbitrating Synchrounizer & Parallel Scheduler, Indust. Elect. Ctrl & Instrum., 1991 Intl. Conf. pp. 1425-1430. |
Smith, Dynamic Instruction Scheduling and the Astronautics ZS-1, Computer Magazine, Jul. 1989, vol. 22 Issue 7 pp. 21-35. |
Minagawa et al, Pre-Decoding Mechanism for Superscalar Architec. Communications, Computers & Signal Processing, 1991, pp. 21-24. |
Smith, Dynamic Instruction Scheduling and the Astronautics ZS-1, IEEE Jul. 1989. |
Torng et al, on Instruction Windowing for Fine--Grain Parallelism in High Performance Processors, IEEE Mar. 1993. |
"A VLIW Architecture for a Trace Scheduling Compiler", by Robert P. Colwell, Robert P. Nix, John J. O'Donnell, David B. Papworth, Conference on Architectural Support for Programming Languages and Operating Systems, Published October 1987. |