Weaver, D.L., Germond, T.; "The SPARC Architecture Manual (Version 9)," PTR Prentice Hall, .COPYRGT. 1994 SPARC International, Inc., ISBN 0-13-099227-5, pp. 117-130, 183-184, 255-266. |
Gharachorloo et al.; "Two Techniques to Enhance the Performance of Memory Consistency Models," 1991 International Conference on Parallel Processing, pp. I-355--I-364. |
Gharachorloo et al.; "Hiding Memory Latency using Dynamic Scheduling in Shared-Memory Multiprocessors," ACM Sigarch Computer Architecture News, vol. 20, No. 2, May 1992, pp. 22-33. |
Adve et al. "Weak Ordering--A New Definition," ACM Sigarch Computer Architecture News, vol. 18, No. 2, Jun. 1990, pp. 2-14. |
Scheurich et al. "Correct Memory Operation of Cache-Based Multiprocessors" ACM Sigarch Computer Architecture News, vol. 15, No. 2, Jun. 1987, pp. 234-243. |
Gharachorloo et al. Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors ACM Sigarch Computer Architecture News, vol. 18, No. 2, Jun. 1990, pp. 15-26. |
Lenoski et al. The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor ACM Sigarch Computer Architecture New, vol. 18, No. 2, Jun. 1990, pp. 148-159. |
Fenwick et al. The AlphaServier 8000 Series: High-end Server Platform Development Digital Technical Journal, vol. 7, No. 1 1995 pp. 43-65. |