Mu et al.; “Linearized sub-optimum method of long wire interconnects with uniform wire driver”; ISCAS '98; pp. 252-255; May 1998.* |
Nagaraj et al.; “Approximate computation of signal characteristics of on-chip RC interconnect trees”; ISCAS '94; pp. 109-112; May, 1994.* |
McCormick et al.; “Waveform moment methods for improved interconnection analysis”; Design Automation Conf.; pp. 406-412; Jun. 1990.* |
Koide et al.; “A new performance driven placement with the Elmore delay model for row based VLSIs”; 1995 Design Automation Conf.; pp. 405-412; Aug. 1995.* |
Zhu et al.; “Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models”; ICCAD-93; pp. 628-633; Nov. 1993.* |
Culetu et al.; “A practical repeater insertion method in high speed VLSI circuits”; Design Automation Conf.; pp. 392-395; Jun. 1998.* |
Cong et al.; “Simultaneous driver and wire sizing for performance and power optimization”; IEEE Trans. VLSI Sys.; pp. 408-425; Dec. 1994.* |
van Genderen et al.; “Reduced RC models for IC interconnections with coupling capacitances”; 1992 Proc. Design Automation; pp. 132-136; Mar. 1992.* |
van Genderen et al.; “Extracting simple but accurate RC models for VLSI interconnect”; Ckts & Syst.; pp. 2351-2354; Jun 1998.* |
Siomacco et al.; “parametric modeling of integrated circuit interconnections”; IEEE Trans. Ckts & Syst. II: Analog & Digital; pp. 277-382; Jun. 1992.* |
Boese et al.; “Fidelity and near-optimality of Elmore-based routing constructions”; 1993 IEEE ICCD; pp. 81-84; Oct. 1993.* |
Un et al.; “Calculation of delay and rise times for uniformly distributed RLC line”; 9th Mediterranean Electrotechnical Conf.; pp. 604-607; May 1998.* |
Hodes et al.; “Dynamically-wiresized Elmore-based routing constructions”; ISCAS '94; pp. 463-466; May 1994.* |
Kahng et al.; “An analytical delay model for RLC interconnects”; IEEE Trans. CAD of ICs; pp. 1507-1514; Dec. 1997.* |
Vlach et al.; “Group delay as an estimate of delay in logic”; IEEE Trans. CAD of ICs; pp. 949-953; Jul. 1991.* |
Nevine Nassif et al., “Robust Elmore Delay Models Suitable For Full Chip Timing Verification of a 600MHz CMOS Microprocessor,” ACM 35th Design Automation Conference, Jun. 1998. |
H. Fair et al., Clocking Design and Analysis for a 600MHz Alpha Microprocessor, 1998 IEEE International Solid-State Circuits Conference, pp. 324-325, 398-399 and 467. |
William J. Grundmann, et al. “Designing High Performance CMOS Microprocessors Using Full Custom Techniques,” ACM Design Automation Conference, 1997. |
John K. Ousterhout, “A Switch-Level Timing Verifier For Digital MOS VLSI,” Copyright 1985, IEEE Transactions on Computer-Aided Design, vol. CAD-4, No. 3. |
Jorge Rubinstein, et al. “Signal Delay in RC Tree Networks,” Copyright 1983 IEEE, pp. 202-211. |
W.C. Elmore, “The Transient Response of Damped Linear Networks With Particular Regard to Wideband Amplifiers”, Journal of Applied Physics vol. 19 pp. 55-63 Jan. 1948. |
C.-J. Shi, “Analysis, Sensitivity and Macromodelling of the Elmore Delay in Linear Networks for Performance-Driven VLSI Design,” Int. J. Electronics, vol. 75, No. 3, pp 462-484 (1993). |
Madhav P. Desai et al., “A Systematic Technique for Verifying Critical Path Delays in a 300 MHz Alpha CPU Design Using Circuit Simulation,” ACM Design Automation Conference '96 pp. 125-130. |
Tzu-Mu Lin et al., “Signal Delay in General RC Networks,” IEEE Transactions on Computer-Aided Design, vol. CAD-3, No. 4, Oct. 1984, pp. 331-349. |
Denis Martin et al., “Delay Prediction From Resistance-Capacitance Models of General MOS Circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, No. 7, Jul. 1993, pp. 997-1003. |