The present disclosure is generally related to electronic devices and more particularly to electronic devices that utilize in-phase (I) and quadrature-phase (Q) signals.
Advances in technology have resulted in smaller and more powerful computing devices. For example, there currently exist a variety of electronic devices, including wireless computing devices, such as portable wireless telephones, personal digital assistants (PDAs), and paging devices that are small, lightweight, and easily carried by users. More specifically, portable wireless telephones, such as cellular telephones and internet protocol (IP) telephones, can communicate voice and data packets over wireless networks. Further, many such wireless telephones include other types of devices that are incorporated therein. For example, a wireless telephone can also include a digital still camera, a digital video camera, a digital recorder, and an audio file player. Also, such wireless telephones can process executable instructions, including software applications, such as a web browser application, that can be used to access the Internet. Electronic devices, such as wireless devices, can therefore include significant computing capabilities.
Wireless devices may send and receive data using radio frequency (RF) signals. The wireless devices may process the data in a baseband domain (e.g., using signals having fewer high frequency components than the RF signals). Consumers increasingly expect such wireless devices to rapidly transfer large amounts of data. However, baseband electronics components of the electronic devices may not be configured to efficiently process such large amounts of data. Further, increasing the processing speed of the baseband electronics components to accommodate the increased amount of data may result in increased power consumption of the electronic devices.
In a particular embodiment, a device in accordance with the present disclosure calibrates in-phase (I) and quadrature-phase (Q) components (e.g., compensates for 1 and Q components not exhibiting a 90° phase relation) in the analog domain. Calibrating the I and Q components in the analog domain instead of in the digital domain may free processing resources (e.g., a baseband processor operating in the digital domain) to perform other operations. In a particular example, I and Q calibration in the analog domain includes adjusting magnitudes of currents associated with the I and Q components. Accordingly, a device in accordance with the present disclosure (e.g., a residual sideband (RSB) correction circuit) may enable power-efficient and accelerated baseband performance (e.g., baseband processing using a bandwidth of approximately 1-2 gigahertz) while still effectively calibrating I and Q components of received signals having a high frequency (e.g., approximately 60 gigahertz). In at least one embodiment, the device is compliant with an Institute of Electrical and Electronics Engineers (IEEE) 802.11 ad communication protocol.
In another particular embodiment, a method of generating in-phase (I) and quadrature-phase (Q) signals includes generating a first I output signal based on a first I input signal, a second I input signal, a first Q input signal, and a second Q input signal. The method further includes generating a second I output signal based on the first I input signal, the second I input signal, the first Q input signal, and the second Q input signal. A first Q output signal is generated based on the first I input signal, the second I input signal, the first Q input signal, and the second Q input signal. A second Q output signal is generated based on the first I input signal, the second I input signal, the first Q input signal, and the second Q input signal.
In another particular embodiment, an apparatus includes an in-phase (I) input node configured to receive an I input signal. The apparatus further includes a first transistor having a first size and a second transistor having a second size different than the first size. The first transistor and the second transistor are coupled to the I input node. One or more of the first transistor and the second transistor are activated to balance the I input signal with respect to a quadrature-phase (Q) input signal.
In another particular embodiment, an apparatus includes means for allocating a first in-phase (I) input signal between a first I output node and a second I output node. The apparatus further includes means for allocating a second I input signal between the first I output node and the second I output node. The apparatus further includes means for allocating a first quadrature-phase (Q) input signal between a first Q output node and a second Q output node and means for allocating a second Q input signal between the first Q output node and the second Q output node.
In another particular embodiment, a computer-readable storage medium stores instructions. The instructions are executable by a processor to cause the processor to generate a first in-phase (I) input signal, a second I input signal, a first quadrature-phase (Q) input signal, and a second Q input signal. The instructions are further executable by the processor to provide the first I input signal, the second I input signal, the first Q input signal, and the second Q input signal to a radio frequency (RF) interface. The RF interface generates a first I output signal based on the first I input signal, the second I input signal, the first Q input signal, and the second Q input signal. The RF interface further generates a second I output signal based on the first I input signal, the second I input signal, the first Q input signal, and the second Q input signal. The RF interface further generates a first Q output signal based on the first I input signal, the second I input signal, the first Q input signal, and the second Q input signal. The RF interface further generates a second Q output signal based on the first I input signal, the second I input signal, the first Q input signal, and the second Q input signal.
One particular advantage provided by at least one of the disclosed embodiments is that I and Q components may be calibrated in the analog domain instead of in the digital domain. In at least one embodiment, calibrating the I and Q components in the analog domain frees processing resources (e.g., a baseband processor operating in the digital domain) to perform other operations. Other aspects, advantages, and features of the present disclosure will become apparent after review of the entire application, including the following sections: Brief Description of the Drawings, Detailed Description, and the Claims.
Electronic devices may communicate using signals that may include, or may be represented by, sinusoid components. For example, a signal to be transmitted may be mathematically expressed as a sum of a sine function component and a cosine function component that are 90° out of phase. The sine and cosine function components may be referred to as in-phase (I) and quadrature-phase (Q) components of the signal. Some communication and processing techniques resolve a signal into I and Q components. For example, modulation techniques for wireless devices may encode information separately using the I and Q components.
Depending on a particular implementation, a problem may arise where the I and Q components are not exactly 90° out of phase. For example, due to physical properties of circuit components (e.g., process variations associated with analog circuit components in a radio frequency (RF) stage of a communication device) that generate the I and Q components, the I and Q components may be not exhibit an ideal 90° phase relation (e.g., I and Q may be 89° out of phase or 91° out of phase, etc.). Noise (e.g., thermal noise) may also degrade the I-Q phase relation. Depending on the application, such phase relation degradation is generally undesirable and can lead to spurious signals or undesired image signals (which may require use of a costly image rejection filter). In the context of wireless communication devices, the phase relation degradation may be further compounded at a radio frequency (RF) mixing stage, potentially preventing a receiver from correctly receiving such signals or requiring an increased transmit power to communicate information. Accordingly, a proper phase relationship for 1 and Q signals is important for enabling robust wireless communication techniques.
Some devices utilize correction circuits to adjust (e.g., balance) the phase relationship of the I and Q components to be 90° out of phase. Such correction circuits may be implemented using digital circuitry (e.g., circuitry of a digital baseband processor). For example, a baseband processor may use a digital “pre-distortion” technique to “pre-compensate” for a predicted I-Q phase imbalance of transmission signals. However, pre-compensating for such I-Q phase imbalances may be computationally difficult. Further, in some applications, digital implementation of the correction circuit may be inefficient. For example, for wireless applications that utilize high radio frequencies, such as radio frequencies of approximately 60 gigahertz (GHz), digital phase correction of the I and Q components is resource-intensive.
In accordance with at least one embodiment of the present disclosure, I and Q components associated with relative phase imbalances Iimb and Qimb are corrected (e.g., phase-corrected to have approximately a 90° phase relation) according to an analog processing technique, by an analog correction circuit, or a combination thereof. For example, the phase imbalances Iimb and Qimb may be given by:
where ω indicates angular frequency, where t indicates time, where dr/2 indicates an incremental change d in a radius r (e.g., a magnitude) divided by two, where dφ/2 indicates an incremental change d in an angle φ (e.g., a phase) divided by two, and where the angle φ0 is expressed in radians.
In at least one embodiment, a calibration matrix is applied to the I and Q input signals according to an analog processing technique to generate calibrated I and Q output signals. The calibration matrix may be given by:
After calibration, the calibrated I and Q signals may be mixed and transmitted (e.g., a signal may be transmitted by device, such as a wireless device). The signal may be received by another device, which may recover the information encoded using the I and Q signals.
Referring to
In operation, a first I input signal 102 is allocated between the first I output node 110 and the second I output node 112. The first I output node 110 generates a first I output signal 126. A second I input signal 104 is allocated between the first I output node 110 and the second I output node 112. The second I output node 112 generates a second I output signal 128. Specifically, in the example of
As depicted in
Referring to
In a particular embodiment,
Referring to
Certain components and operations of the analog correction circuit 300 may be described with reference to
In the particular example of
The analog correction circuit 300 may further include a second plurality of transistors 314 coupled between the first I input node 118 and the second I output node 112, a third plurality of transistors 316 coupled between the first I input node 118 and the first Q output node 114, and a fourth plurality of transistors 318 coupled between the first I input node 118 and the second Q output node 116.
In
In the particular example of
In operation, transistors of the analog correction circuit 300 may be selectively activated (e.g., selectively gated) with suitable control signals to calibrate the input signals 102, 104, 106, 108 (e.g., to correct a relative phase imbalance between I and Q input signals at the input nodes 118, 120, 122, 124). Selectively activating the transistors of the analog correction circuit 300 may generate balanced currents at the output nodes 110, 112, 114, 116 (e.g., by allocating or “steering” current to or away from the output nodes 110, 112, 114, 116 in response to a phase imbalance between the input signals 102, 104, 106, 108). That is, magnitudes of currents associated with I and Q components of the output signals 126, 128, 130, 132 may exhibit a 90° or approximately a 90° phase relation. In a particular embodiment, transistors of the analog correction circuit 300 are selectively activated to correct, or at least improve, the phase imbalances Iimb and Qimb using the calibration matrix described above. That is, output signals at the output nodes 110, 112, 114, 116 may be phase-corrected according to the calibration matrix described above. The transistors may be selectively gated by control logic (omitted in
As will be appreciated, selective activation of the transistors to steer current to or away from the output nodes 110, 112, 114, 116 may correspond to (or may implement) the analog processing techniques described above with reference to
In at least one embodiment, the I input nodes 118, 120 correspond to a pair of differential I input nodes. The I input signals 102, 104 may correspond to a differential pair of I input signals. Further, the Q input nodes 122, 124 may correspond to a pair of differential Q input nodes and the Q input signals 106, 108 may correspond to a pair of differential Q input signals. In addition, the I output nodes 110, 112, the I output signals 126, 128, the Q output nodes 114, 116, and the Q output signals 130, 132 may correspond to a pair of differential I output nodes, a pair of differential I output signals, a pair of differential Q output nodes, and a pair of differential Q output signals, respectively.
Referring to
In operation, the baseband circuitry 402 may generate one or more signals, such as signals corresponding to information to be transmitted from the apparatus 400 to another device. The baseband circuitry 402 may convert the signals into the analog domain, such as by using a digital-to-analog converter (DAC). The low-pass filter circuitry 404 may low-pass filter the analog domain signals to generate the input signals 102, 104, 106, and 108.
The transmission lines 406 may provide the input signals 102, 104, 106, and 108 to the analog correction circuits 300, 410. The analog correction circuit 300 may generate the output signals 126, 128, 130, and 132. The second analog correction circuit 410 may generate output signals 426, 428, 430, and 432. Operation of the analog correction circuits 300, 410 may correspond to the particular example operation described in connection with the analog correction circuit 300 of
The mixing circuitry 412 may mix the output signals 126, 128, 130, 132, 426, 428, 430, 432 (e.g., based on a local oscillator (LO) signal) to generate a plurality of I-Q calibrated radio frequency (RF) signals. The multi-antenna phased array 416 may transmit signals responsive to the plurality of I-Q calibrated RF signals. Although
The apparatus 400 described with reference to
Referring to
The method 500 includes generating a first I output signal based on a first I input signal, a second I input signal, a first Q input signal, and a second Q input signal, at 502. The first I output signal, the first I input signal, and the second I input signal may correspond to the first I output signal 126, the first I input signal 102, and the second I input signal 104, respectively. The first I output signal may be generated using one or more transistors, such as the transistors 302, 324, 328, 340, as described with reference to
At 504, the method 500 further includes generating a second I output signal based on the first I input signal, the second I input signal, the first Q input signal, and the second Q input signal. The second I output signal may correspond to the second I output signal 128. The second I output signal may be generated using one or more transistors, such as the transistors 314, 326, 330, 342, as described with reference to
At 506, the method 500 further includes generating a first Q output signal based on the first I input signal, the second I input signal, the first Q input signal, and the second Q input signal. The first Q output signal, the first Q input signal, and the second Q input signal may correspond to the first Q output signal 130, the first Q input signal 106, and the second Q input signal 108. The first Q output signal may be generated using one or more transistors, such as the transistors 316, 320, 332, 336, as described with reference to
At 508, the method 500 further includes generating a second Q output signal based on the first I input signal, the second I input signal, the first Q input signal, and the second Q input signal. The second Q output signal may correspond to the second Q output signal 132. The second Q output signal may be generated using one or more transistors, such as the transistors 318, 322, 334, 338, as described with reference to
In at least one embodiment, the method 500 of
Referring to
The device 600 may include a processor 610, such as a digital baseband processor. The processor 610 may be coupled to a computer-readable storage medium, such as a memory 632 (e.g., a non-transitory computer-readable medium). The memory 632 may store instructions 662 that are executable by the processor 610. The memory 632 may store data 664 that is accessible to the processor 610.
As depicted in
In a particular embodiment, the processor 610, the display controller 626, the memory 632, the CODEC 634, and the wireless controller 640 are included in a system-in-package or system-on-chip device 622. An input device 630 and a power supply 644 may be coupled to the system-on-chip device 622. Moreover, in a particular embodiment, and as illustrated in
In operation, the processor 610 may execute the instructions 662 to cause the RF interface 652 to send and receive signals using the analog correction circuit 300. For example, in at least one embodiment, the instructions 662 are executable by the processor 610 to cause the processor 610 to generate a first in-phase (I) input signal, a second I input signal, a first quadrature-phase (Q) input signal, and a second Q input signal (e.g., the input signals 102, 104, 106, 108, respectively). The instructions 662 may be further executable by the processor 610 to cause the processor 610 to provide the first I input signal, the second I input signal, the first Q input signal, and the second Q input signal to the RF interface 652. In response, the RF interface 652 generates a first I output signal (e.g., the first I output signal 126) based on the first I input signal, the second I input signal, the first Q input signal, and the second Q input signal. The RF interface 652 further generates a second I output signal (e.g., the second I output signal 128) based on the first I input signal, the second I input signal, the first Q input signal, and the second Q input signal. The RF interface 652 further generates a first Q output signal (e.g., the first Q output signal 130) based on the first I input signal, the second I input signal, the first Q input signal, and the second Q input signal. The RF interface 652 further generates a second Q output signal (e.g., the second Q output signal 132) based on the first I input signal, the second I input signal, the first Q input signal, and the second Q input signal.
In at least one embodiment, the processor 610 executes the instructions 662 to determine Iimb and Qimb, as described above in accordance with a conventional technique. The processor 610 may generate control signals to control the analog correction circuit 300 (e.g., by selectively activating gates of transistors of the analog correction circuit 300) to correct or reduce I-Q phase imbalances according to the correction matrix described above. Further, the processor 610 may calibrate the I and Q input signals by accessing a code stored at the memory 632. For example, the data 664 may include a plurality of digital codes each corresponding to a particular combination of transistors to be activated (e.g., gated on) at the analog correction circuit 300. The processor 610 may execute the instructions 662 to calibrate the analog correction circuit 300 by selecting from (e.g., “cycling through”) the plurality of digital codes to determine which of the plurality of digital codes achieves better I-Q calibration performance than other codes of the plurality of digital codes. According to various embodiments, the processor 610 may access the plurality of digital codes to calibrate the analog correction circuit 300 during fabrication of the device 600 (e.g., “at the factory), upon startup of the device 600, duration operation of the device 600 (e.g., “dynamically”), or a combination thereof.
Although
In connection with the embodiments described herein, an apparatus includes means for allocating (e.g., the transistors 302, 314) a first in-phase (I) input signal between a first I output node and a second I output node. The first I input signal may correspond to the first I input signal 102. The first I output node and the second I output node may correspond to the I output nodes 110, 112, respectively. The apparatus further includes means for allocating (e.g., the transistors 328, 330) a second I input signal between the first I output node and the second I output node. The second I input signal may correspond to the second I input signal 104. The apparatus further includes means for allocating (e.g., the transistors 320, 322) a first quadrature-phase (Q) input signal between a first Q output node and a second Q output node. The first Q input signal may correspond to the first Q input signal 106. The first Q output node and the second Q output node may correspond to the Q output nodes 114, 116, respectively. The apparatus further includes means for allocating (e.g., the transistors 336, 338) a second Q input signal between the first Q output node and the second Q output node. The second Q input signal may correspond to the second Q input signal 108.
In at least one embodiment, the apparatus further includes means for allocating (e.g., the transistors 316, 318) the first I input signal between the first Q output node and the second Q output node and means for allocating (e.g., the transistors 332, 334) the second I input signal between the first Q output node and the second Q output node. The apparatus may further include means for allocating (e.g., the transistors 324, 326) the first Q input signal between the first I output node and the second I output node and means for allocating (e.g., the transistors 340, 342) the second Q input signal between the first I output node and the second I output node.
Those of skill in the art will appreciate that the foregoing disclosed devices and functionalities may be designed and configured into computer files (e.g. RTL, GDSII, GERBER, etc.) stored on computer-readable media. Some or all such files may be provided to fabrication handlers who fabricate devices based on such files. Resulting products include semiconductor wafers that are then cut into semiconductor die and packaged into a semiconductor chip. The chips are then employed in devices described above.
Those of skill would further appreciate that the various illustrative logical blocks, configurations, modules, circuits, and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware, computer software executed by a processor, or combinations of both. Various illustrative components, blocks, configurations, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or processor executable instructions depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present disclosure.
The steps of a method or algorithm described in connection with the embodiments disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in random access memory (RAM), flash memory, read-only memory (ROM), programmable read-only memory (PROM), erasable programmable read-only memory (EPROM), electrically erasable programmable read-only memory (EEPROM), registers, hard disk, a removable disk, or any other form of non-transient storage medium known in the art. An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an application-specific integrated circuit (ASIC). The ASIC may reside in a computing device or a user terminal In the alternative, the processor and the storage medium may reside as discrete components in a computing device or user terminal.
The previous description of the disclosed embodiments is provided to enable a person skilled in the art to make or use the disclosed embodiments. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the principles defined herein may be applied to other embodiments without departing from the scope of the disclosure. Thus, the present disclosure is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope possible consistent with the principles and novel features as defined by the following claims.
The present application claims priority from U.S. Provisional Patent Application No. 61/745,139, filed Dec. 21, 2012, the content of which is expressly incorporated herein by reference in its entirety.
Number | Date | Country | |
---|---|---|---|
61745139 | Dec 2012 | US |