1. Field of the Disclosure
The present invention relates generally to power converters, and more specifically, the invention relates to voltage regulation of power converters.
2. Background
Many electrical devices such as cell phones, personal digital assistants (PDA's), laptops, etc. are powered by a source of relatively low-voltage DC power. Because power is generally delivered through a wall outlet as high-voltage AC power, a device, typically referred to as a power converter, is required to transform the high-voltage AC power to low-voltage DC power. The low-voltage DC power may be provided by the power converter directly to the device or it may be used to charge a rechargeable battery that, in turn, provides energy to the device, but which requires charging once stored energy is drained. Typically, the battery is charged with a battery charger that includes a power converter that meets constant current and constant voltage requirements required by the battery. Other electrical devices, such as DVD players, computer monitors, TVs and the like, also require a power converter for device operation. The power converter in these devices also has to provide output voltages and currents that meet the requirements of the device. In operation, a power converter may use a controller to regulate output power delivered to an electrical device, such as a battery, that may be generally referred to as a load. More specifically, the controller may be coupled to a sensor that provides feedback information of the output of the power converter in order to regulate power delivered to the load. The controller regulates power to the load by controlling a power switch to turn on and off in response to the feedback information from the sensor to transfer energy pulses to the output from a source of input power such as a power line. One particular type of power converter that may be used is a flyback power converter. In a flyback power converter, an energy transfer element may galvanically isolate the input side of the power converter from the output side. Galvanic isolation prevents DC current from flowing between the input side and the output side of the power converter, and is usually required to meet safety regulations.
Power converter control circuits may be used for a multitude of purposes and applications. There is a demand for integrating control circuit functionality that can reduce the number of components outside the integrated control circuit. This reduction in external component count enables miniaturization of the power converter to improve portability, reduces the number of design cycles required to finalize a power converter design and also improves reliability of the end product. Furthermore, reduced component count can offer energy efficiency improvements in the operation of the power converter and can reduce the power converter cost. Typically, a power converter has special circuits on the output side of the power converter to sense and to transmit feedback information about the output voltage to the control circuit that is on the input side of the power converter. One technique to reduce the number of components in the power converter is to sense the feedback information of the output voltage from the input side of the power converter instead of sensing it on the output side of the power converter. This is accomplished by a means of an indirect feedback. One challenge associated with power converters using indirect feedback is compensating for the varying voltage dropped across a cable that connects the power converter (e.g. battery charger) to the load (battery). Indirect feedback can regulate the voltage at the output of the power converter that is at one end of the cable, but the voltage the other end of the cable will be different from the voltage at the output of the power converter by the voltage drop of the cable. By compensating for the additional voltage drop of the cable, the power converter provides improved voltage regulation at the load.
There are known discrete circuits that are implemented externally to an integrated power supply controller, which can compensate for the voltage drop of the cable. However, the known discrete circuits that compensate for the voltage drop across the cable introduce additional components that increase the cost and size of the power converter. For example, known discrete cable drop compensation circuits may include relatively large capacitors that increase the size of the power converter. In addition, known discrete circuits that compensate for voltage drop across the cable may not be suitable for certain power converters using controllers that implement certain advanced control methods.
Non-limiting and non-exhaustive embodiments of the present invention are described with reference to the following figures, wherein like reference numerals refer to like parts throughout the various views unless otherwise specified.
Examples related to integrated cable drop compensation circuits and methods for use in power converters are disclosed. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one having ordinary skill in the art that the specific detail need not be employed to practice the present invention. Well-known methods related to the implementation have not been described in detail in order to avoid obscuring the present invention.
Reference throughout this specification to “one embodiment,” “an embodiment,” “one example” or “an example” means that a particular feature, structure or characteristic described in connection with the embodiment is included in at least one embodiment or example of the present invention. Thus, the appearances of the phrases “in one embodiment,” “in an embodiment,” “in one example” or “in an example” in various places throughout this specification are not necessarily all referring to the same embodiment. The particular features, structures or characteristics may be combined for example into any suitable combinations and/or sub-combinations in one or more embodiments or examples. Furthermore, the particular features, structures or characteristics may be included in an integrated circuit, an electronic circuit, a combinational logic circuit, or other suitable components that provide the described functionality.
As will be discussed, example power converters in accordance with the teachings of the present invention include an integrated cable drop compensation feature that eliminates discrete components, and also extends usability to power converters for advanced control methods. One control method referred to herein is termed “on/off” control. “On/off” herein refers to whether or not the power switch is enabled to conduct. An “on” cycle is one wherein the switch is enabled, and therefore, may conduct for a portion of time during that cycle, and an “off” cycle is one wherein the switch is disabled, or prevented from conducting. Thus, “on/off” in the present disclosure does not refer to whether the switch is, in fact, conducting in a given cycle, only whether or not switch conduction is enabled. Another control method referred to as pulse width modulation herein is termed “PWM.” More specifically, PWM involves modulating the on time, also referred to as the conduction time, of the switch during a cycle that may be of fixed duration or variable duration. Another form of PWM involves modulating the off time, which is when the switch is prevented from conducting, of the switch during a cycle that may be of fixed duration or variable duration. It is appreciated that modulating the on time is indistinguishable from modulating the off time when the switching cycles are of fixed duration. Examples of the disclosed power converters and methods may be used in a variety of applications in which the input side of the power converter is galvanically isolated from the output side and a load voltage is regulated in response to sensing a signal at the input side representative of the output voltage of the power converter.
To illustrate,
As shown, input 110 corresponds with an input voltage VIN 112 and is coupled to an energy transfer element 114, which in the illustrated example provides galvanic isolation between input 110 and output 105. In other words, the energy transfer element 114 prevents DC current from flowing from the input side to the output side of the power converter 100. In one example, energy transfer element 114 includes an input winding 116 and an output winding 117. An “input winding” may also be referred to as a “primary winding” and an “output winding” may also be referred to as a “secondary winding.” As shown in the illustrated example, a clamp circuit 118 is coupled across input winding 116 of energy transfer element 114 to limit the voltage across a controller 119.
As shown, the controller 119 is coupled to input 110 and coupled to regulate output 105. In various examples, controller 119 may include features to employ any of a variety of switching schemes including but not limited to, on/off control, on/off control with varying current limit levels, variable or constant frequency pulse width modulation (PWM), or the like. The controller 119 is also coupled to a sensor 120 that senses a value of an output 105 of the power converter 100. In the example, output voltage VOUT 106 is sensed by sensor 120. As illustrated in the example, output voltage VOUT 106 and the sensor 120 are separated by a rectifier 140 and by the magnetic coupling between two windings 116 and 117 of an energy transfer element 114 that in the example is a transformer. The sensor 120 is coupled to output a feedback signal 124 UFB to the controller 119 in order to regulate output 105.
In operation, controller 119 regulates the output 105 of power converter 100 by switching a power switch included in controller 119 in response to the feedback signal 124 UFB. When the power switch in controller 119 is on, energy from the input 110 is transferred into the input winding 116 of the energy transfer element 114 and is stored in the energy transfer element 114. When the power switch in controller 119 is off, the energy stored in the energy transfer element 114 is transferred to the output winding 117. The energy from output winding 117 is transferred to the output 105 of the power converter 100 with a pulsating current that flows through a forward biased rectifier 140 to an output capacitor 142. A substantially DC (non-pulsating) load current 109 flows from the output 105 of the power converter through a distribution network 102 to a load 104. An input return 125 is coupled to input terminals 110 and an output return 127 is coupled to output terminals 105. In one example, the input return 125 and output return 127 may be coupled.
As shown, a load current ILOAD 109 is delivered through the distribution network 102 to supply the load 104. In one example, the load 104 may represent a device to be charged, such as for example a cell phone battery and may require a regulated load voltage VLOAD 130. In operation, controller 119 produces pulsating current in the output winding 117. The current in the output winding 117 is rectified by the rectifier 140 and is filtered by output capacitor 142 to produce the substantially constant output voltage VOUT 106. As the load current ILOAD 109 increases, a distribution voltage drop VDIST 132 increases in proportion due to a substantially constant resistance in the distribution network 102. In one example, the power converter 100 may compensate for the distribution voltage drop VDIST 132 to receive better regulation at the load 104 by controlling the output voltage VOUT 106 in accordance with the teachings of the present invention. Since the resistance of the distribution network 102 may be different for different applications, it will be appreciated that a user must know and account for the approximate resistance of the particular distribution network in choosing appropriate feedback components in order to realize the benefits of the invention.
In one example, the power converter 100 may operate in a discontinuous conduction mode (DCM), where all energy from the energy transfer element 114 is transferred to the output winding 117 before the input winding 116 receives more energy from the input 110.
In accordance with the teachings of the present invention, the variation of load voltage VLOAD 130 is reduced as compared to prior power converters. This is accomplished by adjusting the output voltage VOUT 106 to compensate for a changing voltage drop (VDIST 132) across the distribution network 102. As described above, the distribution voltage drop VDIST 132 will change in response to the current delivered to the load 104. The invention teaches that adjusting the output voltage VOUT 106 to compensate for varying distribution voltage VDIST 132 may be accomplished in response to the switching of a power switch in the controller 119.
In the depicted example, switching block 201 regulates output voltage 106 by switching the power switch 208 that is between a first terminal 209 and a second terminal 210. In one example, first terminal 209 may be referred to as a drain terminal and second terminal 210 may be referred to as a source terminal. In operation, the power switch 208 may be in an on state, which allows current flow through power switch 208, or in an off state, which substantially prevents current flow through the power switch 208. A drive signal 211 from switching block 201 controls the switching of the power switch 208 to regulate an output at output 105 of power converter 100. A switching signal 212 is representative of drive signal 211 and is output to cable drop compensator 202. In one example, when switching block 201 is using a constant frequency or variable frequency PWM control scheme, the switching signal 212 may represent ‘on’ times and ‘off’ times of power switch 208.
In another example, when switching block 201 is using an on/off control scheme, the switching signal 212 may represent ‘enabled’ cycles and ‘disabled’ cycles. In an enabled cycle, the switch may conduct, and in a disabled cycle, the switch is prevented from conducting. It is noted that “disabled cycles” may also be referred to as “skipped cycles.” During an on/off control scheme, switching of the power switch 208 operates based on cycles of fixed duration as shown in
Continuing with the example shown in
As shown in the depicted example, the switching block 201 receives a clock signal 214 from the oscillator 204. The clock signal 214 is a pulsating signal used as a time reference by switching block 201 for switching power switch 208. For example, in an example of on/off control, the clock signal 214 would be referenced to maintain a switching cycle of fixed duration. In an example of PWM control, the clock signal 214 would be referenced for controlling the on time or off time of the power switch 208 for each cycle.
As shown, a current limiter 206 is coupled to a current sense 217 that senses a switch current ISWITCH 218. In the illustrated example, current sense 217 is coupled to detect switch current ISWTICH 218 between power switch 208 and second terminal 210. In another example, it is appreciated that current sense 217 may be coupled to detect switch current ISWITCH 218 between power switch 208 and first terminal 209. The current limiter 206 outputs a current limit reached signal 220 to the switching block 201 when switch current ISWITCH 218 reaches a peak current limit IPEAK. The switching block 201 may change the peak current limit IPEAK and output a peak current limit adjust signal IADJ 222. More specifically, adjusting the peak current limit IPEAK may be based on or responsive to operating parameters such as, but are not limited to, mode of operation and control scheme. In one example, a maximum peak current limit IMAX is a value that limits the maximum value of switch current ISWITCH 218. In one example, peak current limit adjust signal IADJ 222 is received by cable drop compensator 202 to determine a current limit ratio KIRATIO. In one example, the current limit ratio KIRATIO, may be used to control the switching of power switch 208. The current limit ratio KIRATIO may be calculated by the following equation:
where NENABLE is defined as the number of enabled cycles and NDISABLE is defined as the number of disabled cycles. A total number of switching cycles NTOTAL is defined as the sum of enabled and disabled cycles within a set time. It will be apparent when calculating the switching coefficient in a discrete manner, the number of switching cycles to be considered must be large enough to provide a substantially constant value for the switching coefficient SC when the load current is constant, and yet must be small enough to maintain the voltage at the load within specified limits when the load current changes.
To illustrate,
where tON is defined as the time power switch 208 is on, which is when current is allowed to flow, and tOFF is defined as the time where switch remains off, within a total time tTOTAL. As shown in the example of
Continuing with the example cable drop compensator 202 in
If it is determined in block 523 that current limit has not changed, then an adjusted voltage VADJ is calculated in block 430 in response to reference voltage VREF and switching coefficient SC. In block 440, output voltage VOUT 106 is regulated to keep the feedback signal 124 at the adjusted voltage VADJ in order for VOUT 106 to compensate for distribution voltage VDIST 132 and limit variance of load voltage VLOAD 130. Processing then returns to block 410.
In the example,
As shown in the depicted example, a switching signal 212, which is representative of drive signal 211, is received by an inverter 710. In one example, switching signal 212 may be a digital signal that is active during the duration of an enabled cycle and inactive otherwise. In one example, a logical high digital signal represents an active signal and a logical low signal represents an inactive signal. When switching signal 212 is high, the gate of a transistor T2 714 will be low allowing current to flow through resistor R1 716 and resistor R2 718. When switching signal 212 is low, the gate of transistor T2 714 will be high preventing current flow through transistor T2 714 and R2 718.
In the illustrated example, a current source 715 is coupled to a transistor T1 725 to sink current from the internal voltage supply 701. As shown, a low pass filter 720 is coupled to a node A 721, a node B 724 which is coupled to the gate of a transistor T3 722, and a common return 737. In one example, the low pass filter includes a capacitor 727 and a resistor 729 coupled as shown. In operation, when the gate of transistor T2 714 is high, a voltage drop VR1 731 across resistor R1 716 is substantially zero due to a relatively high resistance of resistor 729 with respect to the resistance of resistor R1 716.
As shown, a first graph 733a illustrates an AC voltage waveform representative of a voltage drop VR1 731. More specifically, the voltage drop with a magnitude of VR1MAX is dropped across resistor R1 716 when gate of transistor T2 714 is low and a voltage drop of substantially zero volts is dropped across resistor R1 716 when gate of transistor T2 714 is high. A second graph 733b illustrates a DC voltage waveform representative of voltage drop VR3 735 across a resistor R3 726. More specifically, the voltage drop VR3 is a continuously averaged value of AC voltage drop VR1 731. In other words, low pass filter 720 is coupled to provide a substantially DC voltage VR3 735 across resistor R3 726 from a time-varying voltage VR1 731. Transistors 725 and 722 are sized to operate at low current density. Consequently, the voltage between gate and source of transistor 725 is approximately the same as the voltage between gate and source of transistor 722. Therefore, in the example shown, low pass filter 720 effectively functions as the switching coefficient calculator 302. In one example, VR1 has the value VR1MAX when the switching signal 212 is high, and VR1 is substantially zero when the switching signal 212 is low or in the “disabled state.” Therefore, the average voltage VR3 in N switching cycles is VR1MAX divided by N and multiplied by the number of enabled cycles in the N switching cycles.
As shown, a voltage compensation calculator 730 includes matched resistors R4 732 and R5 734 coupled with matched in size transistors T4 736 and T5 738, respectively. A current source 740, coupled to internal voltage supply VINT 702, supplies current I to the voltage compensation calculator 730. In the illustrated example, a second current source 742 is coupled to common return 737 and conducts half of the current of current source 740.
In one example, when almost all cycles are disabled, the switching coefficient is substantially equal to zero and current through transistor T3 722 is substantially equal to zero. Furthermore, the current through a transistor T4 736 and a resistor R4 732 will be the same as current through a transistor T5 738 and resistor a R5 734. Therefore, an adjusted voltage VADJ 746 will be substantially the same value as a fixed reference voltage VREF 744.
In another example, the switching coefficient SC is 0.5 or 50%, which for example may indicate that power switch 208 is enabled for 50% of a set number of cycles. During the time when the switching signal 212 is low, substantially no current flows through resistors R1 716 and R2 718. Conversely, when switching signal 212 is high, current flows through resistors R1 716 and R2 718, and there will be a voltage drop across resistor 716. The voltage drop may be determined by the following equation:
where VR1 is the voltage drop across resistor R1, VINT 702 is the internal supply voltage 702, VGS1 is the gate to source voltage associated with transistor 725, and VGS2 is the drain to source voltage associated with transistor 714.
In operation, the voltage at a node C 741 with respect to common return 737 adjusts in response to the additional current flowing through resistor R3 726 and resistor R4 732. More specifically, when current flow increases through resistor R3 726 the voltage drop across resistor R4 increases which raises the voltage at node C 741 with respect to common reference 737. When current flow decreases through R3 726 the voltage drop across resistor R4 decreases which reduces the voltage at node C 741 with respect to common reference 737. Since the voltage across resistor R5 734 is held constant by current source 742, and the voltage at node C 741 is changing, the adjusted voltage VADJ 746 changes by the same amount as the voltage at node C. According to this implementation, adjusted voltage VADJ 746 may be representative of the following equation:
VADJ=VREF+VR4−VR5 (5)
where VR4 is the voltage drop across resistor R4 732 and VR5 is a fixed voltage drop across resistor R5 735, VREF 744 is a set reference voltage with respect to common return 737.
In one example, a comparator 750 included in the switching block 201 receives the compensated reference voltage signal 216 representative of adjusted voltage VADJ 746 and compares it to feedback signal 124 representative of output voltage VOUT 106 to regulate output voltage VOUT 106 to compensate for a changing distribution voltage VDIST 132 to maintain limited variance of load voltage VLOAD 130.
When current adjust signal IADJ 222 is low, present peak current limit IPEAK is reduced from maximum peak current limit IMAX and transistor 802 is ‘off’ resulting in a reduced voltage drop across resistor R1. The voltage across resistor 716 R1 may be calculated based on the following equation:
where VR1 is the voltage drop across resistor R1 716, VINT is the internal supply voltage 702, VGS1 is the gate to source voltage associated with transistor T1 and VGS2 is the drain to source voltage associated with transistor T2. As shown in the equation above, voltage drop VR1 731 decreases due to the additional resistance of resistor R6 801. More specifically, the VR1 731 is decreased in proportion to the decrease in peak current limit IPEAK from the max peak current limit IMAX. Therefore, the adjusted voltage VADJ 746 will be limited by the same proportion the VR1 value in Equation (6) has been reduced from the VR1 value in Equation (4). In one example, multiple peak current limits may be added and implemented using the principles explained above in accordance with the teachings of the present invention.
In the foregoing detailed description, the method and apparatus of the present invention have been described with reference to specific examples or embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present invention. The present specification and figures are accordingly to be regarded as illustrative rather than restrictive.
This application claims the benefit of U.S. Provisional Application No. 60/922,193, filed Apr. 6, 2007, entitled “Method And Apparatus For Integrated Cable Drop Compensation Of A Power Converter.”
Number | Name | Date | Kind |
---|---|---|---|
4660136 | Montorefano | Apr 1987 | A |
5305192 | Bonte et al. | Apr 1994 | A |
5499184 | Squibb | Mar 1996 | A |
5841463 | Debesis et al. | Nov 1998 | A |
6069807 | Boylan et al. | May 2000 | A |
6125048 | Loughran et al. | Sep 2000 | A |
6163136 | Celenza | Dec 2000 | A |
6233161 | Balakrishnan et al. | May 2001 | B1 |
6370039 | Telefus | Apr 2002 | B1 |
6385059 | Telefus et al. | May 2002 | B1 |
6396725 | Jacobs et al. | May 2002 | B1 |
6434021 | Collmeyer et al. | Aug 2002 | B1 |
6480399 | Balakrishnan et al. | Nov 2002 | B2 |
6900995 | Muegge et al. | May 2005 | B2 |
6990000 | Rodriguez et al. | Jan 2006 | B1 |
7259972 | Yang | Aug 2007 | B2 |
7352595 | Yang et al. | Apr 2008 | B2 |
7359222 | Mayell et al. | Apr 2008 | B2 |
7463497 | Negrete | Dec 2008 | B2 |
7570500 | Mayell et al. | Aug 2009 | B2 |
20020057080 | Telefus et al. | May 2002 | A1 |
20030002354 | Schroegmeier et al. | Jan 2003 | A1 |
20030048126 | Watarai | Mar 2003 | A1 |
20030128018 | Telefus et al. | Jul 2003 | A1 |
20040257839 | Yang et al. | Dec 2004 | A1 |
20070103134 | Yang et al. | May 2007 | A1 |
20080157739 | Mayell et al. | Jul 2008 | A1 |
20080246447 | Djenguerian et al. | Oct 2008 | A1 |
20100164443 | Tumminaro et al. | Jul 2010 | A1 |
20100181840 | Coulson et al. | Jul 2010 | A1 |
Number | Date | Country |
---|---|---|
10218344 | Jul 2003 | DE |
1 278 284 | Jan 2003 | EP |
Number | Date | Country | |
---|---|---|---|
20080246447 A1 | Oct 2008 | US |
Number | Date | Country | |
---|---|---|---|
60922193 | Apr 2007 | US |