Carley, L. Richard et al., “A 16-Bit 4th Order Noise-Shaping D/A Converter”, IEEE Proc. CICC, pp. 21.7.1-21.7.4, 1988. |
Richard Schreier, “An Empirical Study of High-Order Single-Bit Delta-Sigma Modulators”, IEEE Transactions on Circuits and Systems, vol. 40, No. 8, pp. 461-466, Aug. 1993. |
Baird, R.T. et al., “Improved ΔΕ DAC Linearity Using Data Weighted Averaging”, IEEE Intl. Symposium on Circuits and Systems, Seattle, WA, pp. 13-16, Apr. 30-May 3, 1995. |
Co-pending U.S. patent application Ser. No. 09/949,815, to Brooks et al., filed Sep. 12, 2001, entitled, “Method and Apparatus for Mismatched Shaping of an Oversampled Converter.”. |
U.S. patent application Ser. No. 09/949,815, Brooks et al., filed Sep. 12, 2001. |
Leung, B.H. et al., “Multi-bit sigma-delta A/D converter incorporating a novel class of dynamic element matching techniques”, IEEE Trans. Circuits Syst. II, vol. 39, No. 1, pp. 35-51, Jan. 1992. |
Schreier, R. et al., “Noise-shaped multi-bit D/A converter employing unit elements”, Electron. Lett., vol. 31, No. 20, pp. 1712-1713, Sep. 1995. |
Baird, R. T. et al., “Linearity enhancement of multibit ΔΕ A/D and D/A converters using data weighted averaging”, IEEE Trans. Circuits Syst. II, vol. 42, No. 12, pp. 753-762, Dec. 1995. |
Henderson, R.K. et al., “Dynamic element matching techniques with arbitrary noise shaping function”, Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, pp. 293-296, May 1996. |
Galton, I., “Spectral shaping of circuit errors in digital-to-analog converters”, IEEE Trans. Circuits Syst. II, vol. 44, No. 10, pp. 808-817, Oct. 1997. |
Adams, R. et al., “A 113dB Oversampling DAC with Segmented Noise-Shaped Scrambling,”IEEE International Solid-State Circuits Conference Digest of Technical Papers, IEEE, vol. 41, Feb. 1998, pp. 62-63. |
Carley, L.R., “A Noise-Shaping Coder Topology for 15+ Bit Converters, ” IEEE Journal of Solid-State Circuits, IEEE, vol. 24, No. 2, Apr. 1989, pp. 267-273. |
Chen, F. and Leung, B., “High Resolution Multibit Sigma-Delta Modulator with Individual Level Averaging,” IEEE Journal of Solid-State Circuits, IEEE, vol. 30, No. 4, pp. 453-460., Apr. 1995. |
Fogleman, E. et al., “An Area-Efficient Differential Input ADC with Digital Common Mode Rejection,” Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, Jun. 1999, 4 pages. |
Fogleman, E. et al., “A Dynamic Element Matching Technique for Reduced-Distortion Multibit Quantization in Delta-Sigma ADCS,” Proceedings of the International Symposium on Circuits and Systems, IEEE, Jun. 1999, 4 pages. |
Fogleman, E. et al., “A 3.3V Single-Poly CMOS Audio ADC Delta-Sigma Modulator with 98dB Peak SINAD,” Proceedings of the IEEE 1999 Custom Integrated Circuits Conference, IEEE, May 1999, pp. 121-124. |
Galton, I., “Noise-Shaping D/A Converters for ΔΕ Modulation,” Proceedings of the 1996 IEEE International Symposium on Circuits and Systems, IEEE, 1996, pp. 441-444. |
Galton, I., “A Rigorous Error Analysis of D/A Conversion with Dynamic Element Matching,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, IEEE, vol. 42, No. 12, Dec. 1995, pp. 763-772. |
Jensen, H. and Galton, I., “A Hardware-Efficient DAC for Direct Digital Synthesis,” Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, Jun. 1996, pp. 97-100. |
Jensen, H. Galton, I., A Reduced-Complexity Mismatch-Shaping DAC for Delta-Sigma Data Converters, Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, Jun. 1998, pp. I504-I507. |
Jensen, H. and Galton, I., “Yield Estimation of a First-Order Noise-Shaping D/A Converter,” Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, Jun. 1997, pp. 441-444. |
Jensen, H. and Galton, I., “A Low-Complexity Dynamic Element Matching DAC for Direct Digital Synthesis,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 45, No. 1, Jan. 1998, pp. 13-27. |
Ju, P. et al., A 22-kHz Multibit Switched-Capacitor Sigma-Delta D/A Converter with 92 dB Dynamic Range, IEEE Journal of Solid-State Circuits, vol. 30, No. 12, Dec. 1995, pp. 1316-1325. |
Keady, A. and Lyden, C., “Tree structure for mismatch noise-shaping multibit DAC,” Electronic Letters, IEEE, vol. 33, No. 17, Aug. 14, 1997, pp. 1431-1432. |
Kwan, T. et al., “A Stereo Multibit ΔΕ DAC with Asynchronous Master-Clock Interface,” IEEE Journal of Solid-State Circuits, IEEE, vol. 31, No. 12, Dec. 1996, pp. 1881-1887. |
Yasuda, A. et al., “A 100kHz 9.6mW Multi-bit ΔΕ DAC and ADC using Noise Shaping Dynamic Elements Matching with Tree Structure,” Proceedings of the 1998 IEEE International Solid-State Circuits Conference Digest of Technical Papers, Feb. 1998, pp. 64-65. |
Baird, R. et al., “Improved ΔΕ DAC linearity using data weighted averaging,” Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, IEEE, Apr. 30-May 1995, pp. 13-16. |
Carley, L. et al., A 16 bit 4'th Order Noise-Shaping D/A Converter, IEEE Proceedings of the CICC, IEEE, 1988, pp. 482-485. |
Schreier, R., “Am empirical study of high-order, single-bit delta sigma modulators,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, IEEE, vol. 40, No. 8, Aug. 1993, pp. 461-466. |
Jensen, H. and Galton, I., “A Performance Analysis of the Partial Randomization Dynamic Element Matching DAC Architecture,” Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, Jun. 1997, pp. 9-12. |
Lin, H. et al., “Multi-Bit DAC with Noise-Shaped Element Mismatch,” Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, 1996, pp. 235-238. |
Nys, O.J.A.P. and Henderson, R.K., “An Analysis of Dynamic Element Matching Techniques in Sigma-Delta Modulation,” Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, 1996, pp. 231-234. |