Claims
- 1. A digital system enabled to support power profiling comprising:
a processor wherein the processor comprises:
emulation circuitry for sending and receiving debug information operable to detect bus events; and test port circuitry connected to the emulation circuitry comprising a plurality of device debug interface terminals for receiving test commands from a host computer system; and triggering circuitry operatively connected to the test port circuitry and providing a signal for triggering a power measurement device.
- 2. A method for unobtrusively capturing power usage data of a software application executing on a target system having a processor with emulation circuitry operable to detect bus events and a debug interface comprising a plurality of device debug interface terminals, the method comprising:
programming the emulation circuitry to detect a first bus event indicating that power measurement is to be initiated and a second bus event indicating that power measurement is to be terminated; detecting the first bus event and sending a signal to initiate power measurement in a manner that does not disturb the execution of the software application; and detecting the second bus event and sending a signal to terminate power measurement in a manner that does not disturb the execution of the software application.
- 3. The method of claim 2 wherein
at least a first terminal of the plurality of device debug terminals is available to export a signal derived from a bus event without interfering with the debug functionality of the remainder of the device debug terminals; and the step of detecting the first bus event and sending a signal to initiate power measurement further comprises sending the signal on the first terminal; and the step of detecting the second bus event and sending a signal to terminate power measurement further comprises sending the signal on the first terminal.
- 4. The method of claim 2 wherein
at least a first terminal and a second terminal of the plurality of device debug terminals is available to export a trigger signal derived from a bus event without interfering with the debug functionality of the remainder of the device debug terminals; and the step of detecting the first bus event and sending a signal to initiate power measurement further comprises sending the signal on the first terminal; and the step of detecting the second bus event and sending a signal to terminate power measurement further comprises sending the signal on the second terminal.
- 5. A power profiling system comprising:
a host computer system; a target digital system comprising a software application and a processor wherein the processor comprises
emulation circuitry for sending and receiving debug information operable to detect bus events; and test port circuitry connected to the emulation circuitry comprising a plurality of device debug interface terminals for receiving test commands from the host computer system; triggering circuitry operatively connected to the test port circuitry and providing a signal for triggering a power measurement device; a power measurement device operatively connected to the triggering circuitry and to a power measurement point on the target digital system; and an emulation controller operatively connected to the host computer system and to the test port circuitry.
Parent Case Info
[0001] This application is related to and claims priority under 35 USC §119 (e)(1) to Provisional Application Serial No. 60/369,596, (attorney docket TI-34344) “Power Profiler” filed on Apr. 4, 2002 and Provisional Application Serial No. 64/401,128, (attorney docket TI-34344PS1) “Power Profiler” filed on Aug. 5, 2002. This application is also related to co-pending applications serial No. XX/XXX,XXX (attorney docket TI-34464) “Power Profiling System and Method for Correlating Runtime Information” and serial No. XX/XXX,XXX (attorney docket TI-35011) “System and Method for Power Profiling of Tasks.”
Provisional Applications (2)
|
Number |
Date |
Country |
|
60369596 |
Apr 2002 |
US |
|
60401128 |
Aug 2002 |
US |