Yadavalli, Pomeranz, Reddy, “MUSTC-Testing: Multi-Stage-Combinational Test scheduling at the Register-Transfer Level”, Proceedings of the 1995 8th International Conference on VLSI Design, Jan. 4-7, 1995, pp. 110-115.* |
Motohara, Takeoka, Hosokawa, Ohta, Takai, Matsumoto, Muraoka, “Design for testability using register-transfer level partial scan selection”, Proceedings of the 1995 Asian and South Pacific Design Automation Conference (ASP-DAC'95/CHDL'95/VLSI'95), Aug. 29-Sep. 1, 1995, pp. 209-215.* |
Chiu, Papachristou, Fu, “A scan path selection method for RTL and mixed level circuits”, 1996 IEEE International Symposium on Circuits and Systems (ISCAS '96), May 12-15, 1996, pp. 600-603.* |
Bhattacharya, Dey, Sengupta, “An RTL methodology to enable low overhead combinational testing”, Proceedings of the 1997 European Design and Test Conference (ED&TC 97), Mar. 17-20, 1997, pp. 146-152.* |
Yadavalli, Sengupta, “Impact and cost of modeling memories for ATPG for partial scan designs”, Proceedings of 1998 11th International Conference of VLSI Design, Jan. 4-7, 1998, pp. 274-278.* |
Greene, Mourad, El-Ziq, “Partial scan: hardware and fault coverage trade-off”, Proceedings of 1998 IEEE Instrumentation and Measurement Technology Conference (IMTC/98), May 18-21, 1998, pp. 423-427.* |
Toshiharu Asaka. Subhrajit Bhattacharya, Sujit Dey and Masaaki Yoshida, H-Scan +: A Partical Low-Overhead RTL Design-for-Testability Technique for Industrial Designs, IEEE, 0-7803-4209-7/97, 1997, pp. 265-274. |
Erwin Trischler, Incomplete Scan Path With An Automatic Test Generation Methodology, 1980 IEEE Test Conference, CH1608-9/90/0000-0153 pp. 153-162. |
D.H. Lee and S.M. Reddy, On Determining Scan Flip-Flops in Partial-Scan Designs, IEEE, CH2924-9/90/0000/0322, 1990 IEEE, pp. 322-325. |
Dong Ho Lee and Sudhakar M. Reddy, A New Test Generation Method for Sequential Circuits, IEEE, CH3026-2/91/0000/0446 1991 IEEE, pp. 446-449. |
James Beausang, Chris Ellingham and Markus Robinson, IEEE 07803-3540-6/96 1996 IEEE, pp. 751-756. |
Arun Balakrishnan and Srimatt T. Chakradhar, Peripheral Partitioning and Tree Decomposition for Partial Scan, IEEE, 1063-9667/97 1997 IEEE, pp. 181-186. |