"Testing Semiconductor Memories: Theory and Practice", A.J. van de Goor, John Wiley & Sons Ltd., England, 1991, pp.364-369. |
"Serial Interfacing for Embedded Memory Testing", B. Nadeau-Dostie et al., IEEE Design and Test of Computers, Apr. 1990, pp.52-63. |
"An Efficient Test Method for Embedded Multi-port RAM with BIST Circuitry", T. Matsumura, Records of the 1995 IEEE International Workshop on Memory Tech. Design and Testing, San Jose, CA., 1995, pp.62-67. |
"Dual Port Static RAM Testing", M.J. Raposa, Proc. IEEE International Test Conference, 1988, pp. 362-368. |
"A 5 Gb/s 9-Port Application Specific SRAM with Built-In Self Test", S.W. Wood et al., Records of the 1995 IEEE International Workshop on Memory Tech. Design and Testing, San Jose, CA., Aug. 1995, pp. 68-73. |
"Testing Complex Couplings in Multiport Memories", M. Nicolaidis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 3, No. 1, New York, Mar. 1995, pp. 59-71, XP000500302. |
"Built-In Self-Test for Multi-Port RAMs", Y. Wu et al., Proceedings 6.sup.th Asian Test Symposium, Akita, Japan, Nov. 17, 1997, pp. 398-403, XP002069408. |