Method and apparatus for time-domain droop control with integrated phasor current control

Information

  • Patent Grant
  • 11355936
  • Patent Number
    11,355,936
  • Date Filed
    Monday, March 15, 2021
    3 years ago
  • Date Issued
    Tuesday, June 7, 2022
    a year ago
Abstract
A method and apparatus for power converter current control. In one embodiment, the method comprises controlling an instantaneous current generated by a power converter such that that power converter appears, from the perspective of an AC line coupled to the power converter, as a virtual AC voltage source in series with a virtual impedance.
Description
BACKGROUND OF THE INVENTION
Field of the Invention

Embodiments of the present disclosure relate generally to droop control and, more particularly, to droop control for a plurality of power converters.


Description of the Related Art

Droop control is an industry standard technique for autonomously sharing load among parallel AC generators/inverters proportional to their power ratings or operating costs. The technique relies on using small changes in voltage and frequency to dictate changes in real and reactive power levels. The “phase shift virtual impedance droop control” method is a time-domain implementation of droop control by which the converter is controlled to appear as a virtual AC voltage source in series with a virtual impedance, where the virtual AC voltage source has a constant amplitude and is phase-shifted proportional to the error between the measured grid frequency and the nominal grid frequency.


This technique has several advantages including improved dynamic response and harmonic compensation; however, the method loses direct control of real and reactive currents and thus makes it difficult to impose current limits. Current limits are necessary to constrain the converter to a safe or desired operating region. For example, if the virtual source voltage phasor commanded during droop control would result in a real or reactive current phasor that exceeds the maximum capability of the converter, the converter could be damaged or be forced to shut-down. In addition, by not having direct phasor control of the real and reactive currents, a converter cannot be operated with a virtual impedance while grid connected, resulting in disjointed transitions between islanded and grid-connected states.


Therefore, there is a need in the art for time-domain droop control that includes indirect control of phasor currents.


SUMMARY OF THE INVENTION

Embodiments of the present invention generally relate to power converter current control substantially as shown in and/or described in connection with at least one of the figures, as set forth more completely in the claims.


These and other features and advantages of the present disclosure may be appreciated from a review of the following detailed description of the present disclosure, along with the accompanying figures in which like reference numerals refer to like parts throughout.





BRIEF DESCRIPTION OF THE DRAWINGS

So that the manner in which the above recited features of the present invention can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.



FIG. 1 is a block diagram of a system for power conversion using one or more embodiments of the present invention;



FIG. 2 is a block diagram of a controller coupled to a PLL in accordance with one or more embodiments of the present invention;



FIG. 3 is a block diagram of a virtual voltage in series with a virtual impedance in accordance with one or more embodiments of the present invention;



FIG. 4 is a flow diagram of a method for current control in a power converter in accordance with one or more embodiments of the present invention; and



FIG. 5 is a flow diagram of a method for determining a current-controlled virtual voltage source waveform in accordance with one or more embodiments of the present invention.





DETAILED DESCRIPTION


FIG. 1 is a block diagram of a system 100 for power conversion using one or more embodiments of the present invention. This diagram only portrays one variation of the myriad of possible system configurations and devices that may utilize the present invention.


The system 100 is a microgrid that can operate in both an islanded state and in a grid-connected state (i.e., when connected to another power grid (such as one or more other microgrids and/or a commercial power grid). The system 100 comprises a plurality of power converters 102-1, 102-2, 102-3 . . . 102-N, collectively referred to as power converters 102; a plurality of power sources 104-1, 104-2, 104-3 . . . 104-N, collectively referred to as power sources 104; a system controller 106; a bus 108; a load center 110; and an island interconnect device (IID) 140 (which may also be referred to as a microgrid interconnect device (MID)). In some embodiments, such as the embodiment described below, the power converters 102 are DC-AC inverters and the power sources 104 are DC power sources. The DC power sources 104 may be any suitable DC source, such as an output from a previous power conversion stage, a battery, a renewable energy source (e.g., a solar panel or photovoltaic (PV) module, a wind turbine, a hydroelectric system, or similar renewable energy source), or the like, for providing DC power. In other embodiments the power converters 102 may be other types of converters (such as AC-AC matrix converters), and the power sources may be other types of power sources (such as AC power sources).


Each power converter 102-1, 102-2, 102-3 . . . 102-N is coupled to a DC power source 104-1, 104-2, 104-3 . . . 104-N, respectively, in a one-to-one correspondence, although in some other embodiments multiple DC power sources 104 may be coupled to one or more of the power converters 102. Each of the power converters 102-1, 102-2, 102-3 . . . 102-N comprises a corresponding controller 114-1, 114-2, 114-3 . . . 114-N (collectively referred to as controllers 114) for controlling operation of the corresponding power converter 102-1, 102-2, 102-3 . . . 102-N, and a corresponding phase lock loop (PLL) 160-1, 160-2, 160-3 . . . 160-N (collectively referred to as PLLs 160). Each PLL 160 receives samples of the voltage on the bus 108 (e.g., from a voltage sampler coupled to the bus 108), generates a signal indicative of the bus voltage waveform (amplitude, phase and frequency), and couples the generated signal to the corresponding controller 114.


The power converters 102 are coupled to the system controller 106 via the bus 108 (which also may be referred to as an AC line or a grid). The system controller 106 generally comprises a CPU coupled to each of support circuits and a memory that comprises a system control module for controlling some operational aspects of the system 100 and/or monitoring the system 100 (e.g., issuing certain command and control instructions to one or more of the power converters 102, collecting data related to the performance of the power converters 102, and the like). The controller 106 is capable of communicating with the power converters 102 by wireless and/or wired communication (e.g., power line communication) for providing certain operative control and/or monitoring of the power converters 102.


In some embodiments, the system controller 106 may be a gateway that receives data (e.g., performance data) from the power converters 102 and communicates the data and/or other information to a remote device or system, such as a master controller (not shown). Additionally or alternatively, the gateway may receive information from a remote device or system (not shown) and may communicate the information to the power converters 102 and/or use the information to generate control commands that are issued to the power converters 102.


The power converters 102 are coupled to the load center 110 via the bus 108, and the load center 110 is coupled to the power grid via the IID 140. When coupled to the power grid via the IID 140, the system 100 may be referred to as grid-connected; when disconnected from the power grid via the IID 140, the system 100 may be referred to as islanded. The IID 140 determines when to disconnect from/connect to the power grid and performs the disconnection/connection. For example, the IID 140 may detect a grid fluctuation, disturbance or outage and, as a result, disconnect the system 100 from the power grid. Once disconnected from the power grid, the system 100 can continue to generate power as an intentional island, without imposing safety risks on any line workers that may be working on the grid, using the droop control techniques described herein. The IID 140 comprises a disconnect component (e.g., a disconnect relay) for physically disconnecting/connecting the system 100 from/to the power grid. In some embodiments, the IID 140 may additionally comprise an autoformer for coupling the balanced power system 100 to a split-phase load that may have a misbalance in it with some neutral current.


In certain embodiments, the system controller 106 comprises the IID 140 or a portion of the IID 140. For example, the system controller 106 may comprise an islanding module for monitoring the power grid, detecting grid failures and disturbances, determining when to disconnect from/connect to the power grid, and driving a disconnect component accordingly, where the disconnect component may be part of the system controller 106 or, alternatively, separate from the system controller 106. In other embodiments, such as the embodiment depicted in FIG. 1, the IID 140 is separate from the system controller 106 and comprises a disconnect component as well as a CPU and an islanding module for monitoring the power grid, detecting grid failures and disturbances, determining when to disconnect from/connect to the power grid, and driving the disconnect component accordingly. In some embodiments, the IID 140 may coordinate with the system controller 106, e.g., using power line communications. Thus, the disconnection/connection of the system 100 to the power grid is a controlled process driven by the IID 140.


In one or more embodiments, the system 100 may additionally comprise one or more energy storage/delivery devices (e.g., batteries) coupled to one or more additional power converters 102 in a one-to-one correspondence, and the additional power converters 102 are also coupled to the bus 108. In such embodiments, the additional power converters 102 coupled to the energy storage/delivery devices are bidirectional converters that can convert power from the bus 108 for storage in the corresponding energy storage/delivery device and can convert energy stored in the corresponding energy storage/delivery device to an output power that is coupled to the bus 108. The combination of a power converter 102 and corresponding energy storage/delivery device may be referred to as an “AC battery”.


The power converters 102 convert the DC power from the DC power sources 104 to AC output power and couple the generated output power to the load center 110 via the bus 108. The power is then distributed to one or more loads (for example to one or more appliances) and/or to the power grid (when connected to the power grid); additionally or alternatively, the generated energy may be stored for later use, for example using batteries, heated water, hydro pumping, H2O-to-hydrogen conversion, or the like. Generally the system 100 is coupled to the commercial power grid, although in some embodiments the system 100 is completely separate from the commercial grid and operates as an independent microgrid.


In accordance with one or more embodiments of the present invention, the power converters 102 each employ a virtual voltage-virtual impedance control technique that controls the power converter 102, by controlling the instantaneous current, in such a way as to make the power converter 102 appear (from the perspective of the power grid) as a virtual AC voltage source in series with a virtual impedance as described herein. Although the virtual voltage-virtual impedance technique is generally used for islanded systems, it can also be used when grid-connected so as to enable a seamless transition (i.e., no loss of power) between grid-connected and islanded states. In some alternative embodiments the power converters 102 may employ a different technique for current injection when the system 100 is grid-connected.


While the technique described herein allows indirect limiting of phasor current amplitude through strategic modification of the virtual source amplitude and phase, the instantaneous current could exceed limits during transients due to the transient voltage being applied directly across the virtual impedance. For this reason, an instantaneous current limit may also be employed so as to maintain the converter within certain operating constraints even during transients.


During operation, each power converter 102 (i.e., the corresponding control module 114) determines desired real and reactive phasor current values to be generated using a droop technique and also determines desired real and reactive phasor currents to be generated based on one or more current limiting techniques (such as maximum power point tracking (MPPT), one or more economic optimizations (e.g., time of use (TOU)), charge control, advanced grid functions, demand response, and the like).


Any droop technique where the desired real and reactive phasor currents are determined as a function of grid voltage and frequency may be employed for determining desired real and reactive phasor current values, such as phase-shifted virtual voltage-virtual impedance droop, volt-var-frequency-watt droop, cross-coupled volt-var-frequency-watt droop, non-linear droop, and the like. Droop equations employed by the droop technique used may be offset as needed to achieve desired objectives when the system 100 is grid-connected (for example, to control the net intertie to a residence) as well as when the system 100 is islanded. When the system 100 is disconnected from the power grid (i.e., using the IID 140 or the system controller 106), the droop technique enables parallel operation of the power converters 102 without the need for any common control circuitry or communication between the power converters 102, thereby allowing the power converters 102 to share the load in a reliable manner when disconnected from the power grid.


The desired real and reactive phasor current values determined via the droop technique are compared to one or more real and reactive current thresholds, respectively, obtained via the current limiting techniques. Generally, the desired phasor current values determined from the current limiting techniques are used as the phasor current thresholds, although in other embodiments the thresholds may be determined differently. If one or both of the droop-determined desired phasor current values exceeds the corresponding threshold, it is then limited to a fixed level. For example, one or both of the droop-determined desired phasor currents from a power converter 102 may be greater than the power converter 102 can generate at that time (e.g., if the corresponding DC source 104 is a PV module that is experiencing significant shading) and require a fixed limit to be applied.


The resulting controlled real and reactive phasor current values are then used to determine a virtual voltage source waveform for generating the instantaneous current value. The instantaneous current value, which specifies the amount of current to be generated by the power converter 102 at that moment in time, is used to drive power conversion by the power converter 102 such that the power converter 102 emulates a virtual impedance in the time domain while generating an amount of real and reactive current equal to the controlled real and reactive current values. In those embodiments where phase-shifted virtual-voltage-virtual impedance droop is used for determining the desired phasor current values, this technique effectively modifies the original virtual source so as to indirectly impose phasor current limits. If the limits aren't reached, the resulting virtual voltage is the same as that which is calculated from the original technique (i.e., without imposing any phasor current limits).


In one or more embodiments, the current limiting is done by overwriting the droop-determined desired real and/or reactive phasor current value by a limited set point value determined from the current limiting techniques (such as the maximum real and/or reactive current that the power converter 102 is capable of generating at the time). When one of the phasor currents requires limiting, this technique produces instantaneous currents driven by the power converter 102 such that, over each grid cycle, one type of phasor current generated—either the real or reactive phasor current as set by the limited set point value—is limited to a fixed amount while the other type of current is not and remains droop-controlled. If both of the droop-determined desired phasor currents require limiting, the droop-determined desired phasor current values are each overwritten by a corresponding limited set point value and the resulting instantaneous current drives the power converter 102 such that both the real and reactive phasor currents are limited to fixed amounts.


The virtual voltage-virtual impedance control technique employed by the power converters 102 integrates phasor-based current limiting into a time-domain approach that allows the phase/amplitude of the virtual voltage source to be altered such that when either the desired real power or the desired reactive power determined via the droop technique should be limited, the corresponding real or reactive current phasor will be a set value while the remaining desired current phasor remains unchanged; if both the desired real and reactive phasor currents cannot be provided, both are limited. The virtual voltage-virtual impedance control technique keeps the control technique in the time domain for good dynamic response and, when only one of the droop-determined real or reactive phasor current needs to be limited, maintains load sharing of the current that is not purposely being altered while allowing the other current phasor to be set to a selected value. The virtual voltage-virtual impedance control technique described herein is implemented in each power converter 102 (i.e., by the corresponding control module 114) and the algorithm is designed such that, when islanded, the powers naturally converge as a result of each power converter 102 “seeing” the same AC waveform on the bus 108.


In some embodiments, the AC power generated by the power converters 102 is single-phase AC power and each power converter 102 is controlled to appear as a single-phase virtual AC voltage source as described herein. In other embodiments, the power converters 102 generate three-phase AC power and each power converter 102 is controlled to appear as a three-phase virtual AC voltage source as described herein.


In one or more embodiments, the system 100 may use the droop-control techniques described herein following a black-start, for example as described in commonly assigned, U.S. patent application Ser. No. 15/047,337, filed Feb. 18, 2016, titled “Method and Apparatus for Activation and De-Activation of Power Conditioners in Distributed Resource Island System Using Low Voltage AC”, which is herein incorporated in its entirety by reference.



FIG. 2 is a block diagram of a controller 114 coupled to a PLL 160 in accordance with one or more embodiments of the present invention. The PLL 160 receives samples of the voltage on the bus 108 (e.g., from a voltage sampler coupled to the bus 108), generates a signal indicative of the bus voltage waveform (amplitude, phase and frequency), and couples the generated signal to the controller 114.


The controller 114 comprises support circuits 204 and a memory 206, each coupled to a central processing unit (CPU) 202. The CPU 202 may comprise one or more processors, microprocessors, microcontrollers and combinations thereof configured to execute non-transient software instructions to perform various tasks in accordance with embodiments of the present invention. The CPU 202 may additionally or alternatively include one or more application specific integrated circuits (ASICs). In some embodiments, the CPU 202 may be a microcontroller comprising internal memory for storing controller firmware that, when executed, provides the controller functionality herein. The controller 114 may be implemented using a general purpose computer that, when executing particular software, becomes a specific purpose computer for performing various embodiments of the present invention.


The support circuits 204 are well known circuits used to promote functionality of the CPU 202. Such circuits include, but are not limited to, a cache, power supplies, clock circuits, buses, input/output (I/O) circuits, and the like. The controller 114 may be implemented using a general purpose computer that, when executing particular software, becomes a specific purpose computer for performing various embodiments of the present invention. In one or more embodiments, the CPU 202 may be a microcontroller comprising internal memory for storing controller firmware that, when executed, provides the controller functionality described herein.


The memory 206 may comprise random access memory, read only memory, removable disk memory, flash memory, and various combinations of these types of memory. The memory 206 is sometimes referred to as main memory and may, in part, be used as cache memory or buffer memory. The memory 206 generally stores the operating system (OS) 208, if necessary, of the controller 114 that can be supported by the CPU capabilities. In some embodiments, the OS 208 may be one of a number of commercially available operating systems such as, but not limited to, LINUX, Real-Time Operating System (RTOS), and the like.


The memory 206 stores non-transient processor-executable instructions and/or data that may be executed by and/or used by the CPU 202. These processor-executable instructions may comprise firmware, software, and the like, or some combination thereof. The memory 206 stores various forms of application software, such as a droop control module 216, a current limit module 218, a current control module 210 for determining the controlled real and reactive phasor current values as described herein, a virtual voltage-virtual impedance module 212 for determining the instantaneous current as described herein, and a power conversion module 214 for driving the power converter 102 to generate the instantaneous current.


The droop control module 216 determines the desired real and reactive phasor currents (i.e., the droop-determined desired phasor currents) by any suitable droop technique where the desired real and reactive phasor current values are determined as a function of grid voltage and frequency. Such droop techniques include volt-var-frequency-watt droop where la=Ka*(Frequency Error), lr=Kr*(Voltage Error); cross-coupled volt-var-frequency-watt droop where la′=Ka*(Frequency Error), lr′=Kr*(Voltage Error), la=X/Z*la′+R/Z*lr, and lr=R/Z*la′+X/Z*lr′; non-linear droop; and the like. When operating in islanded mode, the droop control module 216 calculates, for an ideal situation with unlimited resources, the desired amount of active and reactive phasor currents to be injected into the islanded grid to help support the grid. The current limits module 218 determines one or more desired phasor currents to be generated based on one or more current limiting techniques (such as MPPT, economic optimizations, charge control, advanced grid functions, demand response, and the like) that manage the physical limitations of the power conditioner 102 and/or the physical limitations of the resource feeding that power conditioner 102. The current control module 210 applies the current limits to the droop-determined desired phasor currents as necessary. Further detail on the functionality provided by the droop module 216 and the current control module 210 is described below with respect to FIGS. 4 and 5; further detail on the functionality provided by the current limits module 218 is described below with respect to FIG. 4.


In some embodiments the droop module 216 runs continuously—i.e., when the power conditioner 102 is islanded as well as when it is grid-connected—and current limits determined from one or more current limiting techniques, such as MPPT, are then applied by the current control module 210 as applicable. Such operation allows a seamless transition between operating in an islanded state and operating in a grid-connected state. In some alternative embodiments, the desired real and reactive phasor currents are determined solely by the current limits module 219 (e.g., by an MPPT or charge control technique) when the power conditioner 102 is grid-connected, and, when the power conditioner 102 is islanded, the droop module 216 operates to determine desired phasor current values with limits from the current limits module 218 applied as necessary by the current control module 210.


Further detail on the functionality provided by the virtual voltage-virtual impedance module 212 is described below with respect to FIGS. 3 and 4—and further detail on the functionality provided by the current control module 210 is described below with respect to FIGS. 4 and 5 In various embodiments, one or more of the power conversion module 214, the droop control module 216, the current limit module 218, the current control module 210, and the virtual voltage-virtual impedance module 210, or portions thereof, are implemented in software, firmware, hardware, or a combination thereof.


The memory 206 additionally stores a database 220 for storing data related to the operation of the power converter 102 and/or the present invention, such as one or more thresholds, equations, formulas, curves, and/or algorithms for the control techniques described herein.


In some other embodiments, the PLL 160 may be part of the controller 114; e.g., the PLL 160 may be a module within the memory 206.



FIG. 3 is a block diagram of a virtual voltage-virtual impedance circuit 300 in accordance with one or more embodiments of the present invention. The virtual voltage-virtual impedance circuit 300 (also referred to as the circuit 300) comprises a virtual voltage source 302 in series with a virtual source impedance 304. The series combination of the virtual voltage source 302 and the virtual source impedance 304 (also referred to as virtual impedance 304) is coupled across a grid 306, and the virtual voltage source 302 drives the current 308 to flow in the circuit 300. The grid 306 may be an islanded grid (i.e., when the power converter 102 is disconnected from another power grid by the IID 140 and is in an islanded state) or the grid 306 may be an interconnected grid (i.e., when the power converter 102 is coupled to another power grid, such as a commercial power grid, via the IID 140).


In accordance with one or more embodiments of the present invention, each power converter 102 is controlled (by its corresponding controller 114) to appear, from the perspective of the grid 306, as the virtual voltage source 302 in series with the virtual impedance 304, where real and reactive phasor currents for the power converter 102 are indirectly controlled by modifying amplitude and phase of a virtual voltage waveform that defines the virtual voltage source 302. Generally, each power converter 102 is controlled to imitate the virtual voltage source 302 in series with the virtual source impedance 304 independent of whether the system 100 is islanded or grid-connected, thereby enabling a seamless transition between operating in a grid-connected environment and an islanded environment, although in some alternative embodiments the power converters 102 employ a different control technique when the system 100 is coupled to the power grid.


The virtual voltage source 302 (i.e., the virtual voltage waveform representing the virtual voltage source 302) is computed based on controlled phasor current values—e.g., real and reactive phasor current values that have limits applied as necessary—to integrate indirect control of active and reactive current phasors into the generation of the virtual voltage source 302. In some embodiments, the virtual voltage waveform, which may also be referred to as the current-controlled virtual voltage waveform, may be computed using Equation (13) described below, although in other embodiments other equations where the virtual voltage waveform is computed as a function of real and reactive phasor current values, or as a function of modified real and reactive phasor current values described below, may be used in order to apply phasor current control as necessary.


The virtual voltage source 302, as defined by the current-controlled virtual voltage waveform, is applied to the virtual impedance 304 in order to determine the current 308, where the current 308 represents the amount of instantaneous current to be injected by the power converter 102 into the bus 108 in real-time. In certain embodiments, the circuit 300 depicts an implementation of the virtual voltage-virtual impedance module 212; i.e., the virtual voltage-virtual impedance module 212 digitally simulates the circuit 300 to determine the instantaneous current value. In one or more of such embodiments, the simulation may run at a frequency of 1 MHz and the instantaneous current value is updated every microsecond.


In one or more embodiments, the current-controlled virtual voltage waveform may be derived as described below using a phase-shift virtual impedance droop technique where the virtual voltage source 302 is defined as a sinusoidal voltage source having a constant amplitude and is phase-shifted from the grid frequency proportional to the difference between the measured grid frequency and the nominal grid frequency. In some alternative embodiments, the voltage source amplitude may be set differently among one or more of the power converters 102.


In one or more particular embodiments, desired droop-determined phasor currents may be calculated from the measured voltage and frequency using the technique as follows. The amplitude of the virtual voltage source 302 is set at the constant amplitude Uset, where Uset is the set point voltage for the system (i.e., the peak value of the nominal grid voltage, for example √{square root over (2)}*240=339.4V for a 240V AC system). The angle of the virtual voltage source 302 is offset from the grid angle θ by an amount ψ that is proportional by a gain factor of k to the error in the measured grid frequency f and the target frequency f0, where the factor k may be determined based on a desired magnitude of frequency change for operating the system.


For a single-phase AC system, the virtual voltage source 302 may be expressed as the virtual voltage source waveform:

Usrc=Uset*(sin(θ+ψ)  (1)


The measured grid angle 9 and the measured grid frequency f are obtained from the PLL 160. For a three-phase AC system, the virtual voltage source waveform is a three-phase waveform comprising the waveform in Equation (1) plus two additional waveforms as given by Equation (1) that are then phase-shifted by 120° and 240°.


The virtual impedance 304 comprises a real (i.e., resistive) portion R and a reactive portion X. Generally the ratio X/R is set to a fixed value, although in certain embodiments it may be dynamically changed, e.g., based on the state of the system 100. For example, in some embodiments the ratio X/R may be selected to match the impedance ratio at the point of common coupling (PCC) looking towards the power grid when grid connected, and when islanded the ratio X/R may then be set to match the ratio between frequency and voltage load governing. In some embodiments, the ratio X/R is set to equal 1, which provides good damping characteristics and results in voltage and frequency both changing as a function of real and reactive power.


In order to determine the virtual voltage source 302, values for the desired real and reactive phasor currents are first determined and limited as necessary, where the limits are obtained from one or more current limiting techniques (such as MPPT, economic optimizations, charge control, advanced grid functions, or the like). The resulting controlled phasor current values are then used in computing the virtual voltage source 302, for example as described below with respect to Equations (8)-(13).


In order to determine the instantaneous current value for driving the power converter 102, the virtual voltage source waveform is updated to incorporate any necessary real and/or reactive phasor current limits. First, “modified” real and reactive currents la′ and lr′, respectively, are determined based on the standard phase shift virtual impedance droop control technique:










Ia


=


Uset
*

sin


(
ψ
)



Z





(
2
)







Ir


=



Uset
*

cos


(
ψ
)



-

U

1

d


Z





(
3
)







where la′ and lr′ are the modified real and reactive phasor currents, respectively; Uset is the constant voltage amplitude set point for the system; Z is the overall magnitude of the virtual source impedance 304; ψ is proportional to the measured grid frequency f and the target frequency f0, and U1d is the amplitude of the fundamental component of the grid (e.g., as determined by a PLL 160).


Next, values for the corresponding desired real and reactive phasor currents la and lr, respectively, required from the power converter are determined using the inverse of a known rotational transformation matrix







T
=

[




X
Z




-

R
Z







R
Z




X
Z




]


,





where X is the amplitude of the reactive portion of the virtual source impedance 304, R is the real (i.e. resistive) portion of the virtual source impedance 304, and Z is the overall magnitude of the virtual source impedance 304:









Ia
=



X
Z



Ia



+


R
Z



Ir








(
4
)






Ir
=



-

R
Z




Ia



+


X
Z



Ir








(
5
)







Although the droop-determined desired phasor current values are described above as being derived using the phase-shift virtual impedance droop technique, in other embodiments they may be derived by other droop techniques. For example, droop techniques such as volt-var-frequency-watt, cross-coupled volt-var-frequency-watt, non-linear droop, or the like may be used.


Once the droop-determined desired phasor current values are determined, limits are imposed on the desired real and reactive current values la and lr as follows:

if(la>real current threshold),{la(controlled)=laAbsMax}  (6a)
if(la<−real current threshold),{la(controlled)=−laAbsMax}  (6b)
if(lr>reactive current threshold),{lr(controlled)=lrAbsMax}  (7a)
if(lr<−reactive current threshold),{lr(controlled)=−lrAbsMax}  (7b)


where laAbsMax and lrAbsMax are each fixed values; otherwise, the controlled phasor current value is equal to the corresponding droop-determined desired phasor current value. Generally, the real and reactive current thresholds are equal to laAbsMax and lrAbsMax, respectively, where laAbsMax and lrAbsMax are obtained from one or more current limiting techniques (such as MPPT, economic optimizations, charge control, advanced grid functions, or the like). In some embodiments though, the real and or reactive current threshold may be different from the values of laAbsMax and lrAbsMax. Limiting is done in both the positive and negative directions to account for power flow in either direction in the power converters 102. In some alternative embodiments, other algorithms maybe used to generate the controlled current phasor values in addition to and/or in place of the current limiting shown in Equations (6)-(7).


Based on the limits imposed, the resulting controlled real and reactive phasor current values are used to determine new modified real and reactive currents la′(controlled) and lr′(controlled), respectively, using the rotational transformation matrix T:











Ia




(
controlled
)


=



X
Z



Ia


(
controlled
)



-


R
Z



Ir


(
controlled
)








(
8
)








Ir




(
controlled
)


=



R
Z



Ia


(
controlled
)



+


X
Z



Ir


(
controlled
)








(
9
)







As described above, Usrc=Uset*(sin(θ+ψ) is set by definition. In one embodiment, a virtual voltage source waveform with limits imposed as necessary (i.e., the current-controlled virtual voltage source waveform) is determined as follows:









Usrc
=

Uset
*

(

sin


(

θ
+
ψ

)


)






(
10
)











=

Uset
*

(


sin





ψ





cos





θ

+

cos





ψ





sin





θ


)







(
11
)











=



(

Uset
*
sin





ψ

)


cos





θ

+


(

Uset
*
cos





ψ

)






sin





θ







(
12
)







where θ=the grid phase. Using la′ *Z=Uset*sin ψ and lr′*Z+Uld=Uset*cos ψ, (from Equations (2) and (3) above), the current-controlled Usrc can be computed as:

Usrc(controlled)=(la′(controlled)*Z)*cos θ+(lr′(controlled)*Z+U1d)*sin θ  (13)


In some other embodiments, other derivations of Equation (13) may be used.


The computed current-controlled virtual voltage source waveform is then used in simulating the virtual voltage-virtual impedance circuit 300 to determine the instantaneous current value for controlling power conversion by the power converter 102. As the cos θ, sin θ, and U1d terms are outputs from the PLL 160, the algorithm given by Equation (13) for Usrc contains no square root functions and minimal trigonometric functions and thus is a highly efficient algorithm for computation.



FIG. 4 is a flow diagram of a method 400 for current control in a power converter in accordance with one or more embodiments of the present invention. The power converter is part of a microgrid and receives input power from an input power source and generates an output power; in some embodiments, the power converter may be a bidirectional converter that can convert DC-AC and AC-DC. The microgrid may be a single-phase AC system or, alternatively, a three-phase AC system.


The power converter, along with other analogous power converters, is coupled to an AC bus that is coupled to one or more loads (e.g., via a load center). In some embodiments, the power converter is a power converter 102 of the system 100 previously described, and the method 400 comprises an implementation of the droop module 216, the current limits module 218, the current control module 210, the virtual voltage-virtual impedance module 212, and the power conversion module 214. Generally, the microgrid may be capable of operating in an islanded state as well as in a grid-connected state, although in other embodiments, the microgrid is completely separate from another power grid and operates intentionally as an independent microgrid.


The method 400 starts at step 402 and proceeds to step 406. At step 406, the voltage and frequency of the grid are determined, for example by a PLL such as the PLL 160. In some embodiments the grid is an islanded grid, while in other embodiments the grid is an interconnected grid. In some alternative embodiments where the grid is an islanded grid, the voltage and frequency may be determined after the power converter resumes operation following the grid disconnection, for example following a black-start as described in commonly assigned, U.S. patent application Ser. No. 15/047,337, filed Feb. 18, 2016, titled “Method and Apparatus for Activation and De-Activation of Power Conditioners in Distributed Resource Island System Using Low Voltage AC.


The method 400 proceeds to steps 408 and 412. At step 408, desired real and reactive phasor currents for the power converter to generate are determined using a droop technique. The desired phasor currents may be determined by any suitable droop technique where the desired real and reactive phasor currents are determined as a function of grid voltage and frequency, such as phase shift virtual impedance droop technique, volt-var-frequency-watt droop, cross-coupled volt-var-frequency-watt droop, non-linear droop; and the like. Droop equations employed by the droop technique used may be offset as needed to achieve desired objectives when the microgrid is grid-connected (for example, to control the net intertie to a residence) as well as when the microgrid is islanded


At step 412, desired phasor currents are determined using one or more current limiting techniques, such as MPPT, one or more economic optimizations, charge control, advanced grid functions, or the like. The method 400 proceeds from steps 408 and 412 to step 414.


At step 414, a determination is made whether the droop-determine desired real phasor current value exceeds a real current threshold or is less than the negative of the real current threshold. Generally, the real current threshold is equal to the absolute value of the maximum amount of real current that the power converter is capable of generating at that time, where the maximum amount of real current is equal to the desired real phasor current determined by one or more of the current limiting techniques. If the result of the determination is no, the method 400 proceeds to step 418 where the controlled real phasor current value (i.e., la(controlled)) is set to a fixed value, such as the droop-determined desired real phasor current value. The method 400 then proceeds to step 420.


If at step 414 the result of the determination is yes, that the droop-determined desired real phasor current value exceeds the real current threshold or is less than the negative of the real current threshold, the method 400 proceeds to step 416 where the controlled phasor current value (i.e., la(controlled)) is set to a fixed value. Generally, the fixed value is equal to the real current threshold when the droop-determined desired real phasor current value exceeds the real current threshold, and the fixed value is equal to the negative of the real current threshold when the droop-determined desired real phasor current value is less than the negative of the real current threshold. The method 400 proceeds from step 416 to step 420.


At step 420, a determination is made whether the droop-determined desired reactive current value exceeds a reactive current threshold or is less than the negative of the reactive current threshold. Generally, the reactive current threshold is equal to the absolute value of the maximum amount of reactive current that the power converter is capable of generating at that time, where the maximum amount of reactive current is equal to the desired reactive phasor current determined by one or more of the current limiting techniques. If the result of the determination is no, the method 400 proceeds to step 424 where the controlled reactive phasor current value (i.e., lr(controlled)) is set to the droop-determined desired reactive phasor current value. The method 400 proceeds to step 426.


If at step 420 the result of the determination is yes, that the droop-determined desired reactive phasor current value exceeds the reactive current threshold or is less than the negative of the reactive current threshold, the method 400 proceeds to step 422 where the controlled desired reactive phasor current value (i.e., lr(controlled)) is set to a fixed value. Generally, the fixed value is equal to the reactive current threshold when the droop-determined desired reactive phasor current value exceeds the reactive current threshold, and the fixed value is equal to the negative of the reactive current threshold when the droop-determined desired reactive phasor current value is less than the negative of the reactive current threshold. The method 400 proceeds from step 422 to step 426.


At step 426, a current-controlled virtual voltage source waveform is determined using the controlled phasor current values la(controlled) and lr(controlled), for example as previously described with respect to Equations (8)-(13). In some embodiments, the step 406 is an implementation of the droop module 216, the step 412 is an implementation of the current limits module 218, and the steps 414-426 are an implementation of the current control module 210. One particular embodiment of the steps 408 and 414-426 of the method 400 is described below with respect to FIG. 5.


The method 400 proceeds from step 426 to step 428, where the current-controlled virtual voltage source waveform is applied to a virtual impedance for determine the instantaneous current value to be commanded from the power converter, where the virtual impedance may be determined as previously described. In some embodiments, the step 428 is an implementation of the virtual voltage-virtual impedance module 212.


The method 400 proceeds to step 430, where the instantaneous current value is used to control power generation by the power converter; i.e., the power converter is commanded to inject an amount of current into the grid in real time in accordance with the instantaneous current value, respectively. In some embodiments, step 430 is an implementation of the power conversion module 214. The method 400 proceeds from step 430 to step 432.


At step 432, a determination is made whether to continue operating. If the result of the determination is yes, the method 400 returns to step 406. In some embodiments, the method 400 is repeated every microsecond; i.e., the instantaneous current value commanded from the power converter is updated every microsecond.


If at step 432 the result of the determination is no, the method 400 proceeds to step 434 where it ends.



FIG. 5 is a flow diagram of a method 500 for determining a current-controlled virtual voltage source waveform in accordance with one or more embodiments of the present invention. The current-controlled virtual voltage source waveform is computed using controlled phasor current values determined based on a phase shift virtual impedance droop technique. The current-controlled virtual voltage source waveform is used for determining instantaneous current values to be commanded from a power converter that is part of a microgrid (e.g., a power converter 102), where the microgrid may either be grid-connected or islanded. The method 500 is one embodiment of the steps 408 and 414-426 of the method 400.


The method 500 starts at step 502 and proceeds to step 504. At step 504, the virtual voltage source waveform is defined based on a standard phase shift virtual impedance droop technique as previously described with respect to in Equation (1). In some embodiments, the microgrid comprising the power converter is a single-phase AC system and the virtual voltage source waveform is a single-phase AC waveform as in Equation (1). In other embodiments the microgrid is a three-phase AC system and the virtual voltage source waveform comprises the waveform in Equation (1) plus two additional waveforms as in Equation (1) that are then phase-shifted by 120° and 240°.


The method 500 proceeds to step 506, where the droop-determined desired real and reactive phasor current values are determined as previously described with respect to Equations (2)-(5). At step 508, a determination is made whether the droop-determined desired real phasor current value exceeds a real current threshold or is less than the negative of the real current threshold. In some embodiments, the real current threshold is equal to the desired real phasor current value determined from one or more current limiting techniques as previously described. If the result of the determination is no, the method 500 proceeds to step 509, where the controlled real phasor current value (i.e., la(controlled)) is set to the droop-determined desired real phasor current value. The method 500 proceeds from step 509 to step 512.


If at step 508 the result of the determination is yes, that the droop-determined desired real current phasor value exceeds the real current threshold or is less than the negative of the real current threshold, the method 500 proceeds to step 510. At step 510, the controlled real current phasor value (i.e., la (controlled)) is set to a fixed value. Generally, the fixed value is equal to the real current threshold when the droop-determined desired real phasor current value exceeds the real current threshold, and the fixed value is equal to the negative of the real current threshold when the droop-determined desired real phasor current value is less than the negative of the real current threshold. The method 500 proceeds from step 510 to step 512.


At step 512, a determination is made whether the droop-determined desired reactive phasor current value exceeds a reactive current threshold or is less than the negative of the reactive current threshold. Generally, the reactive current threshold is equal to the absolute value of the maximum amount of reactive current that the power converter is capable of generating at that time, where the maximum amount of reactive current is equal to the desired reactive phasor current determined by one or more of the current limiting techniques previously described. If the result of the determination is no, the method 500 proceeds to step 515 where the controlled reactive phasor current value (i.e., lr(controlled)) is set to the droop-determined desired reactive phasor current value. The method 500 proceeds from step 515 to step 516.


If at step 512 the result of the determination is yes, that the droop-determined desired reactive phasor current value exceeds the reactive current threshold or is less than the negative of the reactive current threshold, the method 500 proceeds to step 514. At step 514, the controlled reactive phasor current value is set to a fixed value. Generally, the fixed value is equal to the reactive current threshold when the droop-determined desired reactive phasor current value exceeds the reactive current threshold, and the fixed value is equal to the negative of the reactive current threshold when the droop-determined desired reactive phasor current value is less than the negative of the reactive current threshold. The method 500 proceeds from step 514 to step 516.


At step 516, a current-controlled virtual voltage source waveform is determined using the controlled phasor current values la(controlled) and lr(controlled), for example as previously described with respect to Equations (8)-(13). The method 500 proceeds to step 518 where it ends.


While the foregoing is directed to embodiments of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.

Claims
  • 1. A method for power converter current control, comprising: controlling an instantaneous current generated by a power converter such that that power converter appears, from the perspective of an AC line coupled to the power converter, as a virtual AC voltage source in series with a virtual impedance.
  • 2. The method of claim 1, wherein real and reactive phasor currents for the power converter are indirectly controlled.
  • 3. The method of claim 2, wherein the real and reactive phasor currents are indirectly controlled by modifying amplitude and phase of a virtual voltage waveform that defines the virtual AC voltage source.
  • 4. The method of claim 1, wherein the converter is controlled to imitate the virtual AC voltage source in series with the virtual impedance independent of whether the power converter is islanded or grid-connected.
  • 5. The method of claim 1, wherein (i) when the power converter is islanded, the power converter is controlled to imitate the virtual AC voltage source in series with the virtual impedance independent of whether the power converter is islanded or grid-connected, and (ii) when the power converter is grid-connected, the power converter is controlled by a different control technique.
  • 6. The method of claim 1, wherein: a virtual voltage waveform representing the virtual AC voltage source is computed based on controlled phasor current values.
  • 7. The method of claim 1, wherein a virtual voltage waveform representing the virtual AC voltage source is derived using a phase-shift virtual impedance droop technique where the virtual AC voltage source is defined as a sinusoidal voltage source having a constant amplitude and is phase-shifted from a grid frequency proportional to a difference between a measured grid frequency and a nominal grid frequency.
  • 8. An apparatus for power converter current control, comprising: a controller for controlling an instantaneous current generated by a power converter such that that power converter appears, from the perspective of an AC line coupled to the power converter, as a virtual AC voltage source in series with a virtual impedance.
  • 9. The apparatus of claim 8, wherein real and reactive phasor currents for the power converter are indirectly controlled.
  • 10. The apparatus of claim 9, wherein the real and reactive phasor currents are indirectly controlled by modifying amplitude and phase of a virtual voltage waveform that defines the virtual AC voltage source.
  • 11. The apparatus of claim 8, wherein the power converter is controlled to imitate the virtual AC voltage source in series with the virtual impedance independent of whether the power converter is islanded or grid-connected.
  • 12. The apparatus of claim 8, wherein (i) when the power converter is islanded, the power converter is controlled to imitate the virtual AC voltage source in series with the virtual impedance independent of whether the power converter is islanded or grid-connected, and (ii) when the power converter is grid-connected, the power converter is controlled by a different control technique.
  • 13. The apparatus of claim 11, wherein: a virtual voltage waveform representing the virtual AC voltage source is computed based on controlled phasor current values.
  • 14. The apparatus of claim 8, wherein a virtual voltage waveform representing the virtual AC voltage source is derived using a phase-shift virtual impedance droop technique where the virtual AC voltage source is defined as a sinusoidal voltage source having a constant amplitude and is phase-shifted from a grid frequency proportional to a difference between a measured grid frequency and a nominal grid frequency.
  • 15. A system for generating power, comprising: a plurality of power sources; anda plurality of power converters, coupled to one another via an AC line and coupled to the plurality of power sources in a one-to-one correspondence, wherein each power converter of the plurality of power converters comprises a controller for controlling an instantaneous current generated by the power converter such that that power converter appears, from the perspective of the AC line coupled to the power converter, as a virtual AC voltage source in series with a virtual impedance.
  • 16. The system of claim 15, wherein real and reactive phasor currents for the power converter are indirectly controlled.
  • 17. The system of claim 16, wherein the real and reactive phasor current thresholds are indirectly controlled by modifying amplitude and phase of a virtual voltage waveform that defines the virtual AC voltage source.
  • 18. The system of claim 15, wherein the power converter is controlled to imitate the virtual AC voltage source in series with the virtual impedance independent of whether the power converter is islanded or grid-connected.
  • 19. The system of claim 15, wherein (i) when the power converter is islanded, the power converter is controlled to imitate the virtual AC voltage source in series with the virtual impedance independent of whether the power converter is islanded or grid-connected, and (ii) when the power converter is grid-connected, the power converter is controlled by a different control technique.
  • 20. The system of claim 15, wherein a virtual voltage waveform representing the virtual AC voltage source is derived using a phase-shift virtual impedance droop technique where the virtual AC voltage source is defined as a sinusoidal voltage source having a constant amplitude and is phase-shifted from a grid frequency proportional to a difference between a measured grid frequency and a nominal grid frequency.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 16/016,745, entitled “Method and Apparatus for Time-Domain Droop Control with Integrated Phasor Current Control” and filed on Jun. 25, 2018, which is a continuation of U.S. patent application Ser. No. 15/048,651, entitled “Method and Apparatus for Time-Domain Droop Control with Integrated Phasor Current Control” and filed on Feb. 19, 2016, which claims priority to U.S. Provisional Patent Application No. 62/118,230, entitled “Time-domain Droop Control with Integrated Phasor Current Limiting” and filed on Feb. 19, 2015. Each of the aforementioned patent applications is herein incorporated in its entirety by reference.

US Referenced Citations (72)
Number Name Date Kind
3806792 Untamo Apr 1974 A
4780802 Miyashita et al. Oct 1988 A
4855661 Okamoto et al. Aug 1989 A
5786732 Nielson Jul 1998 A
5798633 Larsen et al. Aug 1998 A
5825150 Kachi et al. Oct 1998 A
5834867 Kikuchi et al. Nov 1998 A
5883484 Akao Mar 1999 A
6002364 Kroeger et al. Dec 1999 A
6107602 Geissler et al. Aug 2000 A
6111764 Atou et al. Aug 2000 A
6181120 Hawkes et al. Jan 2001 B1
6211681 Kagawa et al. Apr 2001 B1
6353648 Suzuki Mar 2002 B1
6510065 Massie et al. Jan 2003 B1
6528976 Lenk et al. Mar 2003 B1
6664774 Lethellier Dec 2003 B2
6933710 Shieh Aug 2005 B2
6979985 Yoshida et al. Dec 2005 B2
7071640 Kurosawa et al. Jul 2006 B2
7135836 Kutkut et al. Nov 2006 B2
7208883 Maru et al. Apr 2007 B2
7239035 Garces et al. Jul 2007 B2
7274181 Schrom et al. Sep 2007 B2
7333352 Petter et al. Feb 2008 B2
7577006 Neacsu Aug 2009 B2
7635967 Loucks et al. Dec 2009 B2
7680562 Delmerico et al. Mar 2010 B2
7687937 Lasseter et al. Mar 2010 B2
7890217 Cardinal et al. Feb 2011 B2
8183899 Kanno et al. May 2012 B2
8344529 Mansfield et al. Jan 2013 B2
8498752 Wells Jul 2013 B2
8680720 Schauder et al. Mar 2014 B2
8860236 Nasiri Oct 2014 B2
10008854 Zimmanck Jun 2018 B2
10439507 Ramamurthy Oct 2019 B2
10536003 Fan Jan 2020 B1
20020075970 Ohhashi Jun 2002 A1
20030194354 Okamoto Oct 2003 A1
20050093495 Kobayashi et al. May 2005 A1
20080265959 Kimura Oct 2008 A1
20100114397 Cardinal May 2010 A1
20100141222 Ouyang Jun 2010 A1
20120013376 Thacker Jan 2012 A1
20120146587 Srinivasan et al. Jun 2012 A1
20120187991 Sathe et al. Jul 2012 A1
20120249093 Grbo et al. Oct 2012 A1
20120257429 Dong et al. Oct 2012 A1
20120267952 Ballatine Oct 2012 A1
20120306515 Barnes Dec 2012 A1
20120326504 Ballantine et al. Dec 2012 A1
20130049708 Nakayama et al. Feb 2013 A1
20130070496 Barnes Mar 2013 A1
20130163193 Ballantine et al. Jun 2013 A1
20130234523 Anichkov et al. Sep 2013 A1
20130322139 Lee Dec 2013 A1
20140046497 Ueno et al. Feb 2014 A1
20140052305 Kearns et al. Feb 2014 A1
20140070617 Detmers et al. Mar 2014 A1
20140070756 Kearns et al. Mar 2014 A1
20140074311 Kearns et al. Mar 2014 A1
20140088781 Kearns et al. Mar 2014 A1
20140097683 Piyabongkarn et al. Apr 2014 A1
20140146571 Ryoo et al. May 2014 A1
20140159493 Chen et al. Jun 2014 A1
20140203646 Belur Jul 2014 A1
20140218985 Yu et al. Aug 2014 A1
20140267439 Jenkins Sep 2014 A1
20140316592 Haj-Maharsi et al. Oct 2014 A1
20160248253 Zimmanck Aug 2016 A1
20170316135 Johnson Nov 2017 A1
Foreign Referenced Citations (212)
Number Date Country
1302083 Oct 1983 AU
698483 Oct 1998 AU
9273501 Mar 2002 AU
2003294294 Jun 2004 AU
2003295478 Jun 2004 AU
2003295567 Jun 2004 AU
837272 Jul 1976 BE
2664864 May 2008 CA
2826330 Aug 2012 CA
1627631 Jun 2005 CN
100394667 Jun 2008 CN
101753136 Jun 2010 CN
201541386 Aug 2010 CN
101697414 Aug 2011 CN
101713861 Mar 2012 CN
102510064 Jun 2012 CN
102545645 Jul 2012 CN
102593858 Jul 2012 CN
102623992 Aug 2012 CN
202373984 Aug 2012 CN
102723741 Oct 2012 CN
101976851 Nov 2012 CN
102222922 Jan 2013 CN
102983589 Mar 2013 CN
103001229 Mar 2013 CN
103066876 Apr 2013 CN
103078348 May 2013 CN
102307036 Jun 2013 CN
103236702 Aug 2013 CN
102394497 Oct 2013 CN
103368191 Oct 2013 CN
103390989 Nov 2013 CN
103391002 Nov 2013 CN
103414207 Nov 2013 CN
103457494 Dec 2013 CN
103227581 Jan 2014 CN
103500998 Jan 2014 CN
103501021 Jan 2014 CN
103516210 Jan 2014 CN
103532165 Jan 2014 CN
103545816 Jan 2014 CN
102510120 Feb 2014 CN
103560546 Feb 2014 CN
203434881 Feb 2014 CN
103683324 Mar 2014 CN
103683335 Mar 2014 CN
103684021 Mar 2014 CN
103701352 Apr 2014 CN
102723722 Jun 2014 CN
102842921 Jul 2014 CN
103904778 Jul 2014 CN
102904282 Aug 2014 CN
103972928 Aug 2014 CN
102769303 Oct 2014 CN
102007021089 Dec 2008 DE
102013221750 May 2014 DE
1479800 Nov 2004 EP
2192681 Jun 2010 EP
2276166 Jan 2011 EP
2495840 Sep 2012 EP
1584658 Dec 1969 FR
2997804 May 2014 FR
2320110 Jun 1998 GB
20020021117 Oct 2002 GB
20050010666 Jun 2005 GB
2429306 Feb 2007 GB
200810512 Jul 2008 GB
200818174 Nov 2008 GB
201114868 Oct 2011 GB
2483879 Mar 2012 GB
201206318 May 2012 GB
970018 Jul 1997 IE
S6348180 Feb 1988 JP
H05153385 Jun 1993 JP
H0677496 Oct 1994 JP
H07104856 Apr 1995 JP
H07250495 Sep 1995 JP
H0898329 Apr 1996 JP
H0951684 Feb 1997 JP
H10116694 May 1998 JP
2783069 Aug 1998 JP
H10277887 Oct 1998 JP
H10313349 Nov 1998 JP
H1127998 Jan 1999 JP
2863384 Mar 1999 JP
H11289666 Oct 1999 JP
2000188881 Jul 2000 JP
2000214743 Aug 2000 JP
2000269575 Sep 2000 JP
2000308356 Nov 2000 JP
2001175334 Jun 2001 JP
2002058111 Feb 2002 JP
3308656 Jul 2002 JP
2002246891 Aug 2002 JP
2002360712 Dec 2002 JP
2003348842 Dec 2003 JP
2005065364 Mar 2005 JP
2005168196 Jun 2005 JP
2005323490 Nov 2005 JP
2006081396 Mar 2006 JP
2006288070 Oct 2006 JP
3889553 Mar 2007 JP
3894286 Mar 2007 JP
2007212852 Aug 2007 JP
3975052 Sep 2007 JP
3992423 Oct 2007 JP
4137849 Aug 2008 JP
4198415 Dec 2008 JP
2008295229 Dec 2008 JP
4269197 May 2009 JP
2009254117 Oct 2009 JP
2009301493 Dec 2009 JP
2010063291 Mar 2010 JP
2010063346 Mar 2010 JP
2010098894 Apr 2010 JP
2010211892 Sep 2010 JP
2010239834 Oct 2010 JP
4581611 Nov 2010 JP
2011045152 Mar 2011 JP
2011077611 Apr 2011 JP
2011120406 Jun 2011 JP
2011147258 Jul 2011 JP
4765272 Sep 2011 JP
2012080744 Apr 2012 JP
4998693 Aug 2012 JP
5078676 Nov 2012 JP
2013038980 Feb 2013 JP
2013046454 Mar 2013 JP
5267591 Aug 2013 JP
5376720 Dec 2013 JP
2013244699 Dec 2013 JP
5397230 Jan 2014 JP
5403694 Jan 2014 JP
5419663 Feb 2014 JP
5510628 Jun 2014 JP
5557307 Jul 2014 JP
5600362 Oct 2014 JP
100501884 Jul 2005 KR
20060043391 May 2006 KR
20090086155 Aug 2009 KR
101038274 Jun 2011 KR
101152255 Jun 2012 KR
101198638 Nov 2012 KR
20130001919 Mar 2013 KR
101267513 May 2013 KR
101375812 Mar 2014 KR
20140048395 Apr 2014 KR
101412742 Jul 2014 KR
101426826 Aug 2014 KR
101431047 Aug 2014 KR
20140098431 Aug 2014 KR
20140100671 Aug 2014 KR
92083 Apr 2014 LU
0900830 Jun 2009 SE
200513014 Apr 2005 TW
I296168 Apr 2008 TW
200939606 Sep 2009 TW
I342652 May 2011 TW
201340536 Oct 2013 TW
WO-9739545 Oct 1997 WO
WO-9851528 Nov 1998 WO
WO-9928736 Jun 1999 WO
WO-0147096 Jun 2001 WO
WO-0161840 Aug 2001 WO
WO-02078158 Oct 2002 WO
WO-2004023653 Mar 2004 WO
WO-2004027957 Apr 2004 WO
WO-2005078916 Aug 2005 WO
WO-2005101630 Oct 2005 WO
WO-2006014411 Feb 2006 WO
WO-2006054245 May 2006 WO
WO-2006106613 Oct 2006 WO
WO-2007037963 Apr 2007 WO
WO-2007063766 Jun 2007 WO
WO-2007091319 Aug 2007 WO
WO-2007135849 Nov 2007 WO
WO-2008000626 Jan 2008 WO
WO-2008109263 Sep 2008 WO
WO-2008109264 Sep 2008 WO
WO-2008109265 Sep 2008 WO
WO-2009012436 Jan 2009 WO
WO-2009119010 Oct 2009 WO
WO-2009147574 Dec 2009 WO
WO-2010014073 Feb 2010 WO
WO-2010038152 Apr 2010 WO
WO-2010038750 Apr 2010 WO
WO-2010088496 Aug 2010 WO
WO-2010147420 Dec 2010 WO
WO-2011000511 Jan 2011 WO
WO-2011031169 Mar 2011 WO
WO-2012000548 Jan 2012 WO
WO-2012000549 Jan 2012 WO
WO-2012048752 Apr 2012 WO
WO-2012099706 Jul 2012 WO
WO-2012116559 Sep 2012 WO
WO-2012117131 Sep 2012 WO
WO-2012117133 Sep 2012 WO
WO-2012156079 Nov 2012 WO
WO-2012157388 Nov 2012 WO
WO-2012171532 Dec 2012 WO
WO-2013002651 Jan 2013 WO
WO-2013010577 Jan 2013 WO
WO-2013022678 Feb 2013 WO
WO-2013087085 Jun 2013 WO
WO-2013126611 Aug 2013 WO
WO-2013141908 Sep 2013 WO
WO-2013142561 Sep 2013 WO
WO-2013182230 Dec 2013 WO
WO-2014056504 Apr 2014 WO
WO-2014082642 Jun 2014 WO
WO-2014134017 Sep 2014 WO
WO-2014166537 Oct 2014 WO
Non-Patent Literature Citations (17)
Entry
Brabandere et al., “A Voltage and Frequency Droop Control Method for Parallel Inverters”, 35th Annual IEEE Power Electronics Specialists Conference, Germany, pp. 2501-2507, 2004.
Brabandere, “Voltage and Frequency Droop Control in Low Voltage Grids by Distributed Generators with Inverter Front-End”, Katholieke Universiteit Leuven, Belgium, p. 227, Oct. 20, 2006.
Pogaku et al., “Modeling, Analysis and Testing of Autonomous Operation of an Inverter-Based Microgrid”, IEEE Transactions on Power Electronics, vol. 22, Issue 2, pp. 613-625, Mar. 2007.
Brabandere et al., “Control of Microgrids”, IEEE Power Engineering Society General Meeting, p. 8, Jun. 24-28, 2007.
Brabandere et al., “A Voltage and Frequency Droop Control Method for Parallel Inverters”, IEEE Transactions on Power Electronics, vol. 22, Issue 4, pp. 1107-1115, Jul. 2007.
Sao et al., “Control and Power Management of Converter Fed Microgrids”, IEEE Transactions on Power Systems, vol. 23, Issue 3, pp. 1088-1098, Aug. 2008.
Vasquez et al., “Adaptive Droop Control Applied to Voltage-Source Inverters Operating in Grid-Connected and Islanded Modes”, IEEE Transactions on Industrial Electronics, vol. 56, Issue 10, pp. 4088-4096, Oct. 2009.
Ahn et al.' “Power-Sharing Method of Multiple Distributed Generators Considering Control Modes and Configurations of a Microgrid”, IEEE Transactions on Power Delivery, vol. 25, Issue 3, pp. 2007-2016, Jun. 14, 2010.
Iyer et al., “A Generalized Computational Method to Determine Stability of a Multi-inverter Microgrid”, IEEE Transactions on Power Electronics, vol. 25, Issue 9, pp. 2420-2432, Sep. 2010.
Majumder et al., “Droop Control of Converter-Interfaced Microsources in Rural Distributed Generation”, IEEE Transactions on Power Delivery, vol. 25, Issue 4, pp. 2768-2778, Oct. 2010.
Jaehong et al., “Mode Adaptive Droop Control With Virtual Output Impedances for an Inverter-Based Flexible AC Microgrid”, IEEE Transactions on Power Electronics, vol. 26, Issue 3, pp. 689-701, Nov. 11, 2010.
Yao et al., “Design and Analysis of the Droop Control Method for Parallel Inverters Considering the Impact of the Complex Impedance on the Power Sharing”, IEEE Transactions on Industrial Electronics, vol. 58, Issue 2, pp. 576-588, Feb. 2011.
Kim et al., “Mode Adaptive Droop Control With Virtual Output Impedances for an Inverter-Based Flexible AC Microgrid”, IEEE Transactions on Power Electronics, vol. 26, Issue 3, pp. 689-701, Mar. 2011.
Rowe et al., “An Intelligent Current Limiter and Zero Active Power Injection Algorithm for Microgrid Voltage Support”, IEEE Ninth International Conference on Power Electronics and Drive Systems (PEDS), Singapore, pp. 770-775, Dec. 5-8, 2011.
Rocabert et al., “Control of Power Converters in AC Microgrids”, IEEE Transactions on Power Electronics, vol. 27, Issue 11, pp. 4734-4749, Nov. 2012.
Anuroop et al., “Droop Control of Parallel Inverters with LCL Filter and Virtual Output Impedance”, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, vol. 2, Issue 1, pp. 501-509, Dec. 2013.
PCT Search Report and Written Opinion for application No. PCT/US2016/018781 dated May 24, 2016, 10 pg.
Related Publications (1)
Number Date Country
20210203164 A1 Jul 2021 US
Provisional Applications (1)
Number Date Country
62118230 Feb 2015 US
Continuations (2)
Number Date Country
Parent 16016745 Jun 2018 US
Child 17201934 US
Parent 15048651 Feb 2016 US
Child 16016745 US