1. Field of the Invention
The invention relates to a method and apparatus for tuning an active filter, more particularly to a method and apparatus for tuning the 3-dB corner frequency of filters to approach a constant characteristic.
2. Description of the Related Art
As development of integrated circuitry technology is accelerated, necessary functions are integrated within a single chip. In particular, analog filter circuits implemented by capacitors and resistors are widely used in electronics or communication products. In the design and manufacture of active continuous-time filter, the frequency response is directly proportional to variation of the values of resistors and capacitors. As is well known in the art, the use of capacitors and resistors generates RC-product shifts on account of variations in temperature, supply voltage, and manufacturing process. Unavoidably, variation in manufacturing process and variations during operation cause resistance of a resistor with approximately ±21% deviation, and capacitance of capacitor with approximately ±10% deviation. In other words, active filters result in RC time constant deviations from their design value up to ±32%. As a result, tuning circuits may conventionally be used with analog filter circuits in order to fine tune or adjust the filter to compensate for variation in the analog components of the filter.
The employment of integrated active filter circuits in combination with external high precision resistors and capacitors to compensate for the above-mentioned variations is a solution to such problem. However, this solution conflicts with the advantages offered by integrated circuits, such as low cost and small form-factor (few or none external components) of the filter circuit. Therefore, it has become increasingly common to embed an automatic tuning circuit as a part of a chip to calibrate the RC time constant deviation.
Traditionally, calibration of RC time constant is based on two invariant identities to temperature and processing, bandgap voltage and a clock frequency. One way to achieve a tunable RC time constant is to provide active resistors, i.e. resistors fabricated as MOSFETs instead of passive resistor elements, and control the MOSFET to provide a desired resistance. In such an arrangement, a feedback circuit measures the actual RC time constant of the filter with reference to a clock frequency, and provides a corresponding signal to the MOSFET to continuously adjust their resistance to attain the required time constant. This solution, however, needs a continuous input signal for the MOSFET and thus causes an increase of power consumption of the filter circuit. Moreover, this approach is disadvantageous when a low supply voltage is used (e.g. as low as 1 V); since the MOSFET, in general, requires a large sub-1V threshold voltage to be conductive, such that the MOSFET cannot provide a sufficient variable control range to compensate for the large variations of the active filter.
As a result, in order to solve such problem, the need for an improvement on the method and apparatus for tuning an active filter is required.
It is therefore a primary objective of this invention to provide a tuning apparatus and method for adjusting the capacitance of a capacitor to comply with the desired RC time constant.
Briefly summarized, the claimed invention provides a tuning circuit for tuning an active filter. The tuning circuit comprises a resistor-capacitor circuit, a voltage generator, a current replicating unit, a comparator, a counter, and an adjustment unit. The resistor-capacitor circuit comprises a variable capacitor, a first resistor, and a second resistor serially connected to the first resistor. The voltage generator is used for providing a first constant reference voltage to the first resistor. The first constant reference voltage is converted to a second constant reference voltage through the second resistor. The current replicating unit is used for replicating a first current into a second current with a current replication ratio. The first current is flowing through the first and the second resistors. The comparator is used for comparing a charging voltage across the variable capacitor with the second constant reference voltage when the second current is charging the variable capacitor. The counter is used for counting a number of cycles of a clock signal until the charging voltage reaches the second constant reference voltage. The adjustment unit is used for calibrating a capacitance of the variable capacitor based on the number of cycles of a clock signal and a target count value associated with a predetermined RC time constant.
According to the claimed invention, a method of tuning an RC time constant comprises the steps of providing a target count value associated with a predetermined RC time constant, applying a constant reference voltage to a first resistor being serially connected to a second resistor, generating a second reference voltage based on a ratio of the first resistor to the second resistor, replicating a current based on the constant voltage applied on the first resistor, comparing a charging voltage as the current is charging a variable capacitor against the second constant reference voltage, counting a number of cycles of a clock signal with a counter as the current is charging the variable capacitor, and adjusting a capacitance of the variable capacitor to comply with the predetermined RC time constant based on the number of cycles of the clock signal and the target count value.
The disclosed inventions will be described with reference to the accompanying drawings, which show important sample embodiments of the invention and which are incorporated in the specification hereof by reference.
Referring to
In conjunction with
Q=Tsaw×Ic=Tsaw×(Vbg/R)×(b/a)=C×Vc×C×(K+1)×Vbg,
where factor C indicates capacitance of the capacitor C. Therefore, the measured time period Tsaw of charging the capacitor C is concluded as a function of Tsaw=C×R×a/b×(K+1), where factors a, b and K are known. For the system clock signal CLK is a conformed and stable signal, the measured time period Tsaw is precisely obtained by summing the number N of clock cycles which are counted by the counter 35. In other words, once an output of the counter 35 which is represented as Tsaw/TCLK (where TCLK represents the period of the system clock) is obtained, the measured time period Tsaw is obtained as well.
With reference to
On account of various clock frequencies FCLK for use in various communication systems, by assigning the values of the clock frequency FCLK and target count value TARGET_N in the target count table 42, Ftuned can change accurately. As an example, if detecting a mode selection signal Xtal_Mode of digital logical value “0000”, the target count table 42 determines the frequency of a clock signal of 13 MHz and a target count value TARGET_N of 41, and delivers the target count value of 41 to the adjustment unit 36. In doing so, the adjustment unit 36 outputs a tuning code CSEL based on the difference between the target count value TARGET_N and the measured count value N to adjust the capacitance of the capacitor C. For example, a system clock signal CLK with a time period of 50 ms is given and an RC time constant of 1000 ms for the tuning circuit is desired. When the count value N of the clock cycles counted by the counter 35 equals to 19, the resulting measured RC time constant of 950 ms is less than the desired RC time constant of 1000 ms. The adjustment unit 36 senses the difference and generates the tuning code CSEL accordingly, in this case, to increase the capacitance of the capacitor C, so that the measured RC time constant is closer to the desired RC time constant of 1000 ms. This process is repeated until the difference in time constants is acceptably small, and a final tuning code CSEL results, which is in turn copied to a register 40 with an output code TUNE<4:0>. Consequently, capacitance of a capacitor in a filter is calibrated based on the final tuned code TUNE<4:0>stored in the register 40.
Referring to
In conjunction to
With reference to
Q=Tsaw×Ic=Tsaw×(b/a)×(½×VC)/R=C×VC=C×(½×VC)×(K+1),
where factor C indicates capacitance of the capacitor C.
Therefore, a measured time period Tsaw of charging the capacitor C is concluded as a function of Tsaw=C×R×(K+1)×a/b, where factors K, a, and b are known. For the system clock signal CLK is a conformed and stable signal, the measured time period Tsaw is precisely obtained by summing the number N of clock cycles which are counted by the counter 35. In other words, once an output of the counter 35 which is represented as Tsaw/TCLK (where TCLK represents the period the system clock) is obtained, the measured time period Tsaw is obtained as well. In this way, the measured RC time constant of the tuning circuit 60 is accordingly obtained resulting from provided factors a, b, K and measured Tsaw. It should be noted that even if the bias voltage VC may be different for different ICs (e.g. one is operated at 2.9V , yet another one is operated at 2.8V), the measured RC time constant remains unchanged. So the RC time constant deviation is easily and precisely obtained. Finally, as described above, the counter 35, the adjustment unit 36 and the register 40 perform the same function to tune the active filter 10.
Referring to
According to the present inventive method, if the count value N does not equal to a target count value TARGET_N which is defined by desired RC time constant of the active filter, i.e. the measured RC time-constant has error relative to the desired RC time-constant, the variable capacitor C is updated with a new capacitance defined by the tuning code CSEL of the adjustment unit 36. Because the new capacitance leads to a new count value N due to a change of RC product, Step 300 is repeated. When the new count value N equals to the target count value TARGET_N, the calibration process is complete, indicating that a product of the new capacitance and the resistance of the resistor complies with the desired RC time constant. As a result, the new capacitance code (i.e. tuning bits TUNE<4:0>) is set to the filter to adjust capacitance of capacitor (Step 314).
In contrast to prior art, the present invention utilizes a comparison of a DC reference voltage and an AC voltage across a variable capacitor to determine an actual RC time constant of an active filter. Then, the measured RC time constant of the filter is compared with a predetermined RC time constant and is converged on it. The variable capacitor is adjusted to keep the filter circuit within a desired RC range. Due to the use of passive resistors instead of MOSFETs, the filter is highly linear. Moreover, the RC time constant of the filter is determined by a digital code provided to the tuning circuit. Although the accuracy of the RC time constant is limited by the number of bits of the digital code, and the nominal value of the LSB of the variable capacitor, a range of the +/−32% for the corner frequency of the filter is sufficient for many low to medium frequency applications. In addition, a flexible use of the resistor advances a reduction of the current Iref, so that the designers are apt to design different tuning circuits for various filters used in various systems.
The present invention has been described with reference to certain preferred and alternative embodiments which are intended to be exemplary only and not limited to the full scope of the present invention as set forth in the appended claims.
Number | Name | Date | Kind |
---|---|---|---|
5245646 | Jackson et al. | Sep 1993 | A |
5914633 | Comino et al. | Jun 1999 | A |
6417727 | Davis | Jul 2002 | B1 |
6628163 | Dathe et al. | Sep 2003 | B2 |
6646498 | Mohieldin et al. | Nov 2003 | B2 |
6677814 | Low et al. | Jan 2004 | B2 |
6803813 | Pham | Oct 2004 | B1 |
6842710 | Gehring et al. | Jan 2005 | B1 |
7002404 | Gaggl et al. | Feb 2006 | B2 |
7019586 | Dong | Mar 2006 | B2 |
7078961 | Punzenberger et al. | Jul 2006 | B2 |
Number | Date | Country | |
---|---|---|---|
20080191795 A1 | Aug 2008 | US |