M.C. Yildiz et al., Global Objectives for Standard Cell Placement, Proceedings of the 2001 Conference on Great lakes Symposium on VLSI, pp. 68-72, Mar. 2001.* |
Tsu-Wei Ku et al., Minimal Overhead Modification of Iterative Logic Arrays for C-Testability, , IEEE Test Conference, pp. 964-969, Sep. 1990.* |
H. Shiraishi et al., Efficient Placement and Routing Techniques for Master Slice LSI, Proceedings of the 14th Design Automation Conference, pp. 458-464, Jun. 1977.* |
C-I Eric Cheng, RISA: Accurate and Efficient Placement Routability Modeling, IEEE/ACM International Conference on Computer-Aided Design, pp. 690-695, Nov. 1994.* |
F. Mo et al., A Force-Directed Macro-Cell Placer, IEEE/ACM Conference on Computer Aided Design, pp. 177-180, Nov. 2000.* |
G. J. Wipfler et al., A Combined Force and Cut Algorithm for Hierarchical VLSI Layout, Proceedings of 19th Design Automation Conference, pp. 671-677, Jun. 1982.* |
H. Chen, Pseudo Pin Assignment for Single-Layer Over-the-Cell Routing, Proceedings of 1990 Conference on Computer Design: VLSI in Computers and Processors, pp. 343-346, Sep. 1990.* |
C. J. Alpert et al., Faster Minimization of Linear Wirelength for Global Placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 3-13, Jan. 1998.* |
Eisenmann, H., et al., Geheric Global Placement and Floorplanning, pp. 269-274, vol. 17.1, ACM, San Francisco, 1998. |
Shahookar, K., et al, VLSI Cell Placement Techniques, ACM computing Surveys, Jun. 1991, pp. 143-220, vol. 23, ACM. |
Fadavi-Ardekani, J., MXN Booth Encoded Multiplier Generator Using Optimized Wallace Trees, IEEE Transactions on very Large Scale Integration (VLSI) Systems, Jun. 1993, pp. 120-123, vol. 1, No. 2, IEEE. |
Kim, J., et al., A Timing-driven Data Path Layout Synthesis with Integer Programming, Computer-Aided Design, 1995, pp. 716-719, 1063-6757105, IEEE. |