Method and apparatus to clip incoming signals in opposing directions when in an off state

Information

  • Patent Grant
  • 9859879
  • Patent Number
    9,859,879
  • Date Filed
    Friday, September 11, 2015
    9 years ago
  • Date Issued
    Tuesday, January 2, 2018
    7 years ago
  • CPC
  • Field of Search
    • US
    • 327 309000
    • 327 310000
    • 327 317000
    • 327 321000
    • CPC
    • H03K5/08
    • H03H17/0219
    • H03H21/0067
    • H03H9/02086
    • H03H9/02433
    • H03H9/02818
  • International Classifications
    • H03K5/08
Abstract
A MOSFET active-disable switch is configured to clip an incoming signal in opposing directions when in an off state. By one approach the clipping is symmetrical and accordingly the switch clips both positive and negative peaks of the incoming signal. In many application settings it is useful for the clipping to serve to decrease a predetermined kind of resultant distortion such as even order distortion. In the on state this MOSFET active-disable switch is configured to not clip the incoming signal in opposing directions.
Description
TECHNICAL FIELD

These teachings relate generally to electrical switches and more particularly to MOSFET active-disable switches.


BACKGROUND

Metal-oxide-semiconductor field-effect-transistors (MOSFET) are well known in the art and ubiquitous in integrated circuit design. In analog application settings such switches can transition from an on state to an off state or vice versa when operating with large signal amplitudes regardless of the specific desired state. As a result, MOSFET switches can impose an amplitude limit and clip signals.


Clipping gives rise in many cases to corresponding distortion. Accordingly, it will usually be preferred to avoid or otherwise prevent clipping altogether. Unfortunately, that result is not always possible. This means that in some application settings a certain amount of distortion is both anticipated and must, to at least some extent, be tolerated.





BRIEF DESCRIPTION OF THE DRAWINGS

The above needs are at least partially met through provision of the method and apparatus to clip incoming signals in opposing directions when in an off state described in the following detailed description, particularly when studied in conjunction with the drawings, wherein:



FIG. 1 comprises a schematic diagram as configured in accordance with the prior art;



FIG. 2 comprises a graph as configured in accordance with the prior art;



FIG. 3 comprises a flow diagram as configured in accordance with various embodiments of these teachings;



FIG. 4 comprises a schematic diagram as configured in accordance with various embodiments of these teachings;



FIG. 5 comprises a schematic diagram as configured in accordance with various embodiments of these teachings;



FIG. 6 comprises a graph as configured in accordance with various embodiments of these teachings; and



FIG. 7 comprises a schematic diagram as configured in accordance with various embodiments of the invention.





Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions and/or relative positioning of some of the elements in the figures may be exaggerated relative to other elements to help to improve understanding of various embodiments of the present teachings. Also, common but well-understood elements that are useful or necessary in a commercially feasible embodiment are often not depicted in order to facilitate a less obstructed view of these various embodiments of the present teachings. Certain actions and/or steps may be described or depicted in a particular order of occurrence while those skilled in the art will understand that such specificity with respect to sequence is not actually required. The terms and expressions used herein have the ordinary technical meaning as is accorded to such terms and expressions by persons skilled in the technical field as set forth above except where different specific meanings have otherwise been set forth herein.


DETAILED DESCRIPTION

Generally speaking, pursuant to these various embodiments a MOSFET active-disable switch is configured to clip an incoming signal in opposing directions when in an off state. By one approach the clipping is symmetrical and accordingly the switch clips both positive and negative peaks of the incoming signal in essentially equal ways. In many application settings it is useful for the clipping to serve to decrease a predetermined kind of resultant distortion such as even order distortion. In the on state this MOSFET active-disable switch is configured to not clip the incoming signal in opposing directions.


By clipping in both directions, and especially when that clipping is more or less symmetrical, the resultant clipped signal tends to yield a less-annoying distorted result. This result is owing, at least in part, to favoring odd order distortion over even order distortion. Accordingly, when circumstances of the application setting make avoiding clipping-based distortion difficult to achieve when using a MOSFET active-disable switch, these teachings make it possible to at least reduce the perceptible severity of that distortion.


These and other benefits may become clearer upon making a thorough review and study of the following detailed description. Before describing these teachings in further detail, however, it may be helpful to first briefly recount certain characterizing aspects regarding a typical prior art application setting in these regards. FIG. 1 illustrates an example of a basic prior art circuit that employs a MOSFET 100.


More particularly, FIG. 1 depicts a MOSFET 100 comprising an NMOS device (though it will be well appreciated by those skilled in the art that a PMOS transistor could also serve in the same regards). In this circuit the gate of the MOSFET 100 couples to the ENABLE input for this active-disable switch. The drain of this MOSFET 100 connects to the input of an amplifier 101 and the source couples to ground. FIG. 2 depicts the behavior of this circuit with respect to the active-disable switch.


In particular, VSRC=VPK*sin(ωt) and VPK>VTN. In addition, VIN=VOUT since the amplifier 101 has unity gain in this example. ENABLE equals ground (i.e., in this example, 0V). As VIN increases from zero, the MOSFET 100 maintains a high impedance. As YIN decreases from zero and approaches −VTN, however, the drain of this MOSFET 100 behaves like a source and the MOSFET 100 will switch on. Switching on limits the minimum negative voltage at the output of the amplifier 101. Consequently, VOUT appears as a sine wave with the negative troughs clipped as shown. The resulting asymmetric waveform therefore contains significant even and odd order distortion.


The applicants have determined that, depending on the application, one type of distortion may be preferable to another type. For example, in audio applications, odd order distortion is often more tolerable to a human listener than even order in the presence of ultrasonic noise. Ultrasonic noise, of course, is relatively common, especially in an urban or populated setting. Ultrasonic signals are frequently used, for example, to sense moving persons in order to appropriately control automated doors and the like.


As one example in the foregoing regards, consider the following two-tone interim modulation distortion (IMD) test. If a 32 kHz tone and a 33 kHz tone are presented with amplitudes large enough to induce clipping, the second order IMD product will fall at 1 kHz which can be very audible. The third order IMD products, however, will fall at 31 kHz and 34 kHz, which are typically inaudible to most listeners.


With the foregoing in mind the teachings presented herein serve to provide symmetric clipping when such a switch is disabled to thereby encourage more favorable distortion characteristics and hence a more tolerable listening experience.


Referring now to the drawings, and in particular to FIG. 3, an illustrative process 300 that is compatible with many of these teachings will now be presented. Pursuant to one approach this process 300 applies when selectively switching between an on state and an off state for a switch and in particular a MOSFET-based active-disable switch.


In particular, at block 301 this process 300 provides for two different ways to respond to the on/off state of a MOSFET active-disable switch. When such a switch is on, at block 302 the input is disabled (hence the characterization “active-disable” to describe the disabled aspect of the switch when in an active on state). When such a switch is off, at block 303 this process 300 provides for responding in different ways depending upon whether the input is greater than VTN. When true, this process 300 provides for clipping an incoming signal in opposing directions (i.e., in both the positive and negative directions of the signal's amplitude) as indicated at block 304. In many application settings this clipping of the incoming signal in opposing directions can serve to symmetrically clip the incoming signal. When the input does not exceed VTN, and as indicated at block 305, the signal is not clipped.


Generally speaking, in a typical application setting this clipping of the incoming signal serves to at least decrease a predetermined kind of distortion (for example, in many cases, even order distortion). It is also possible that this clipping will also serve to increase, at least to some extent, an opposing kind of distortion (such as, for example, odd order distortion).


Accordingly, such an approach can ensure that large-amplitude signals that are going to be clipped in any event are clipped symmetrically.



FIG. 4 depicts a dual MOSFET active-disable switch that can serve in the foregoing regards. This switch includes two MOSFETs denoted here as M1 and M2. In this example these two MOSFETs M1 and M2 are nominally identical. In this illustrative example the source of the first MOSFET M1 connects to the drain of the second MOSFET M2 and comprises a signal input to the switch. The drain of the first MOSFET M1 connects to the source and gate of the second MOSFET M2 and comprises a signal output from the switch. The gate of the first MOSFET M1 constitutes an enable port for the switch.


It will be further noted in this illustrative embodiment that the body connection of the first MOSFET M1 connects to the source of the first MOSFET M1. These teachings will accommodate other approaches in these regards as described below.


It will be appreciated that, depending on how the NMOS component is fabricated, the foregoing connections as regards the source and drain of both MOSFETs could be reversed with no particular change in function or performance.



FIG. 5 depicts the use of such a switch 400 in the same circuit discussed above where the amplifier 101 again exhibits unity gain. FIG. 6 presents the behavior of this circuit when employing this switch 400. As before, VSRC=VPK*sin(ωt) and VPK>VTN. Because MOSFET M1 and MOSFET M2 are nominally identical, MOSFET M2 will limit YIN as the voltage attempts to exceed VTN. Now, in addition to clipping the bottom peaks, the top peaks are also clipped. As exemplified in FIG. 6, in this example the resultant wave form is substantially symmetrical and also approximates a 50% duty cycle that helps minimize even order distortion even further.


When ENABLE is asserted, the drain to source impedance of MOSFET M1 decreases and provides conduction across the switch 400. The on impedance can be further reduced by switching the body connection as shown in FIG. 7. In particular, in this example the body connection 701 for MOSFET M1, which would ordinarily connect to that transistor's source, connects instead to the ENABLE port. When the ENABLE port is asserted, voltage there is higher relative to its non-asserted value. Increasing the voltage applied to the body of MOSFET M1 will lower VTN. That, in turn, lowers the source-to-drain impedance when the switch 400 is on.


When the switch is off, ENABLE connects to the lowest bias voltage. All told, compared to the switch configuration shown in FIGS. 4 and 5, the switch shown in FIG. 7 provides lower impedance when the switch is on while exhibiting identical symmetrical clipping when off.


So configured, these teachings can help to at least ameliorate potentially unpleasant audible results under performance circumstances where distortion may not otherwise be avoidable. These teachings can be economically and efficiently utilized and hence the foregoing benefits are attainable at essentially little or no additional cost.


Those skilled in the art will recognize that a wide variety of modifications, alterations, and combinations can be made with respect to the above described embodiments without departing from the scope of the invention, and that such modifications, alterations, and combinations are to be viewed as being within the ambit of the inventive concept.

Claims
  • 1. An audio circuit comprising: a dual metal-oxide-semiconductor field-effect transistor (MOSFET) active-disable switch having an audio signal input and an audio signal output,the dual MOSFET active-disable switch comprising a first configuration where the dual MOSFET active-disable switch is in an ON state and a second configuration where the dual MOSFET active-disable switch is in an OFF state,the dual MOSFET active-disable switch configured to decrease even order distortion by clipping an amplitude of an audio signal, applied to the audio signal input, in both positive and negative directions when the dual MOSFET active-disable switch is in the OFF state.
  • 2. The audio circuit of claim 1, wherein the dual MOSFET active-disable switch is configured to symmetrically clip the audio signal when in the OFF state.
  • 3. The audio circuit of claim 1, wherein the dual MOSFET active-disable switch is configured to not clip the audio signal in both the positive and negative directions when in the ON state.
  • 4. The audio circuit of claim 1, wherein the dual MOSFET active-disable switch includes a first MOSFET having a source, drain, and gate and a second MOSFET having a source, drain, and gate, wherein: the source of the first MOSFET and the drain of the second MOSFET are connected and comprise the audio signal input of the dual MOSFET active-disable switch,the drain of the first MOSFET and the source and the gate of the second MOSFET are connected and comprise the audio signal output of the dual MOSFET active-disable switch,the gate of the first MOSFET constitutes an enable port for the dual MOSFET active-disable switch, andthe gate of the second MOSFET is connected to the audio signal output of the dual MOSFET active-disable switch.
  • 5. The audio circuit of claim 4, wherein a body connection of the first MOSFET is connected to the source of the first MOSFET.
  • 6. The audio circuit of claim 4, wherein a body connection of the first MOSFET is connected to the gate of the first MOSFET.
  • 7. A method in an audio circuit, the method comprising: receiving an audio signal at an input to a dual metal-oxide-semiconductor field-effect transistor (MOSFET) active-disable switch;selectively switching the dual MOSFET active-disable switch between an ON state and an OFF state;decreasing even order distortion by clipping an amplitude of the audio signal in both positive and negative directions when the dual MOSFET active-disable switch is in the OFF state.
  • 8. The method of claim 7, further comprising clipping the audio signal in both the positive and negative directions symmetrically.
  • 9. The method of claim 7, further comprising not clipping the audio signal in both the positive and negative directions when the dual MOSFET active disable switch is in the ON state.
  • 10. The method of claim 7, wherein the dual MOSFET active-disable switch includes a first MOSFET having a source, drain, and gate and a second MOSFET having a source, drain, and gate, the source of the first MOSFET and the drain of the second MOSFET are connected and comprise the input of the dual MOSFET active-disable switch the drain of the first MOSFET and the source and the gate of the second MOSFET are connected and comprise an output of the dual MOSFET active-disable switch and the gate of the first MOSFET constitutes an enable port for the dual MOSFET active-disable switch, selectively switching the dual MOSFET active-disable switch by applying a signal to the enable port.
  • 11. The method of claim 10, wherein a body connection of the first MOSFET is connected to the source of the first MOSFET.
  • 12. The method of claim 10, wherein a body connection of the first MOSFET is connected to the gate of the first MOSFET.
  • 13. The audio circuit of claim 3, wherein the dual MOSFET active-disable switch is configured to symmetrically clip the audio signal when in the OFF state.
  • 14. The audio circuit of claim 13, further comprising an audio amplifier coupled to the audio output of the dual MOSFET active-disable switch.
  • 15. The method of claim 7, further comprising amplifying the audio signal after decreasing even order distortion.
  • 16. An audio circuit comprising: a dual metal-oxide-semiconductor field-effect transistor (MOSFET) active-disable switch having an audio signal input and an audio signal output configured to clip an incoming signal, applied to the audio signal input, in opposing directions when the dual MOSFET active-disable switch is in an OFF state,the dual MOSFET active-disable switch including a first MOSFET having a source, drain, and gate and a second MOSFET having a source, drain, and gate, wherein:the source of the first MOSFET and the drain of the second MOSFET are connected and comprise the audio signal input of the dual MOSFET active-disable switch,the drain of the first MOSFET and the source and the gate of the second MOSFET are connected and comprise the audio signal output of the dual MOSFET active-disable switch,the gate of the first MOSFET constitutes an enable port for the dual MOSFET active-disable switch, andthe gate of the second MOSFET is connected to the audio signal output of the dual MOSFET active-disable switch.
US Referenced Citations (119)
Number Name Date Kind
1871739 Ringel Aug 1932 A
2143097 Warneke Jan 1939 A
2632830 Aust et al. Mar 1953 A
2994016 Tibbetts et al. Jul 1961 A
3111563 Carlson Nov 1963 A
3163723 Tibbetts Dec 1964 A
3172022 Tibbetts Mar 1965 A
3177412 Carlson Apr 1965 A
3182384 Carlson et al. May 1965 A
3347991 Carlson Oct 1967 A
3432622 Sebesta et al. Mar 1969 A
3445802 Spaude May 1969 A
3531745 Tibbetts Sep 1970 A
3533043 Spaude Oct 1970 A
3617653 Tibbetts et al. Nov 1971 A
3626171 Abramowitz et al. Dec 1971 A
3835263 Killion Sep 1974 A
3836732 Johanson et al. Sep 1974 A
3935398 Carlson et al. Jan 1976 A
3970986 Seyler et al. Jul 1976 A
3975599 Johanson Aug 1976 A
4142072 Berland Feb 1979 A
4272654 Carlson Jun 1981 A
4385219 Finlayson May 1983 A
4410769 Tibbetts Oct 1983 A
4467145 Borstel Aug 1984 A
4518831 Stanley et al. May 1985 A
4550227 Topholm Oct 1985 A
4592087 Killion May 1986 A
4689819 Killion Aug 1987 A
4700211 Popovic et al. Oct 1987 A
4743723 Seabeck May 1988 A
4758699 Ciriscioli Jul 1988 A
4803458 Trine et al. Feb 1989 A
4871890 Herrera Oct 1989 A
4947439 Buettner Aug 1990 A
4961230 Rising Oct 1990 A
5004880 Koutaka Apr 1991 A
5066841 Zoller et al. Nov 1991 A
5083095 Madaffari Jan 1992 A
5193116 Mostardo Mar 1993 A
5259035 Peters et al. Nov 1993 A
5297075 Peters Mar 1994 A
5337011 French Aug 1994 A
5353244 Peters Oct 1994 A
5412736 Keliiliki May 1995 A
5446413 Loeppert Aug 1995 A
5524056 Killion et al. Jun 1996 A
5559892 Boor Sep 1996 A
5579398 Ewens Nov 1996 A
5588064 McSwiggen et al. Dec 1996 A
5592079 Scheel Jan 1997 A
5647013 Salvage et al. Jul 1997 A
5684425 Nicollini Nov 1997 A
5692060 Wickstrom Nov 1997 A
5740261 Loeppert et al. Apr 1998 A
5745025 Ruess Apr 1998 A
5757933 Prevers et al. May 1998 A
5773774 Ramamurthy Jun 1998 A
5799095 Hanright Aug 1998 A
5803242 Takano et al. Sep 1998 A
5835608 Warnaka et al. Nov 1998 A
5861779 Loeppert Jan 1999 A
5990423 Ashpes Nov 1999 A
6028502 McSwiggen Feb 2000 A
6041131 Kirchhoefer et al. Mar 2000 A
6075869 Killion et al. Jun 2000 A
6088465 Hanright Jul 2000 A
6091831 Cho Jul 2000 A
6134334 Killion et al. Oct 2000 A
6151399 Killion et al. Nov 2000 A
6307944 Garratt Oct 2001 B1
6441332 Crawford et al. Aug 2002 B1
6630639 McSwiggen Oct 2003 B2
6636645 Yu et al. Oct 2003 B1
6861604 McSwiggen Mar 2005 B2
6876749 Killion et al. Apr 2005 B1
6972386 McSwiggen Dec 2005 B1
6985598 Joschika Jan 2006 B1
7092538 Potter Aug 2006 B2
7136497 McSwiggen Nov 2006 B2
7162381 Boor Jan 2007 B2
7221766 Boor May 2007 B2
7236609 Tsangaris et al. Jun 2007 B1
7317997 Boor Jan 2008 B2
7352876 Boor Apr 2008 B2
7688987 Boor Mar 2010 B2
7706559 Collins Apr 2010 B2
8073153 Loeppert Dec 2011 B2
8123547 Miller Feb 2012 B2
8604880 Boor Dec 2013 B2
8682015 Miller Mar 2014 B2
8687823 Loeppert Apr 2014 B2
8798304 Miller Aug 2014 B2
8890615 Boor Nov 2014 B2
20010036287 Beard Nov 2001 A1
20020001391 Darbut Jan 2002 A1
20020039428 Svajda et al. Apr 2002 A1
20030059073 Bren et al. Mar 2003 A1
20030059076 Martin Mar 2003 A1
20030062924 Wyland Apr 2003 A1
20030128856 Boor Jul 2003 A1
20040052392 Sacha et al. Mar 2004 A1
20040179702 Boor Sep 2004 A1
20040179703 Boor Sep 2004 A1
20040179707 Lundh Sep 2004 A1
20040251948 Lee Dec 2004 A1
20050078841 Boor Apr 2005 A1
20050213787 Collins Sep 2005 A1
20060067544 Moraghan Mar 2006 A1
20070217628 Boor Sep 2007 A1
20070223735 LoPresti Sep 2007 A1
20100098284 Conklin Apr 2010 A1
20100111340 Miller May 2010 A1
20130058506 Boor Mar 2013 A1
20140097906 Jennings Apr 2014 A1
20140112516 Jiles Apr 2014 A1
20150117675 Jennings Apr 2015 A1
20160044428 Grossman Feb 2016 A1
Foreign Referenced Citations (20)
Number Date Country
204118900 Jan 2015 CN
204190936 Mar 2015 CN
204291355 Apr 2015 CN
2346531 Apr 1975 DE
3406971 Aug 1985 DE
3930009 Mar 1991 DE
4444586 Feb 1996 DE
0341902 Nov 1989 EP
0984666 Aug 2000 EP
1077587 Feb 2001 EP
0984666 Sep 2001 EP
1196008 Apr 2002 EP
1398994 Mar 2004 EP
1695592 Apr 2011 EP
551182 Mar 1923 FR
564941 Jan 1924 FR
0169964 Sep 2001 WO
0169967 Sep 2001 WO
0215636 Feb 2002 WO
02045461 Jun 2002 WO
Non-Patent Literature Citations (4)
Entry
Razavi B., Design of Analog CMOS Integrated Circuits, McGraw-Hill Education 1st edition, Aug. 15, 2000, 8 pages.
Allen P.E., Holberg D.R., CMOS Analog Circuit Design, Oxford University Press, 1987, 14 pages.
Doyle, et al.; High Sensitivity, Low Power, Silicon Magnetic Field Detector; IEEE, Custom Integrated Circuits Conference; 1994.
International Search Report; Application No. PCT/US03/40130; Dec. 21, 2004.
Related Publications (1)
Number Date Country
20170077914 A1 Mar 2017 US